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Abstract
With the continually growing use of portable computing devices and increasingly 
complex software applications, there is a constant push for lower power high speed 
circuitry to support this technology. Because of the high usage and large complex 
circuitry required to carry out arithmetic operations used in applications such as digital 
signal processing, there has been a great focus on increasing the efficiency of computer 
arithmetic circuitry. A key player in the realm of computer arithmetic is the digital 
multiplier and because of it’s size and power consumption, it has moved to the forefront 
of today’s research.
As the main determining factor with regards to the performance characteristics o f a 
multiplier, the most studied aspect of digital multiplication is the partial product 
reduction circuitry. Traditionally partial product reduction has been carried out through 
the use of carry-save adders consisting of rows of (3,2) counters otherwise known as full- 
adders. More recently, a focus has been put on higher-order reduction mainly through the 
use of 4:2 compressors.
A study of several low-power and high-speed (3,2) counter designs is initially presented, 
then based on these findings, a new 4:2 compressor design is introduced and proven 
against other existing and newly devised 4:2 compressors using various logic styles. The 
results obtained with regards to speed, power and size were used to categorize the circuits 
in terms of individual and cumulative performance characteristics. A complete 16-bit 
multiplier design which uses a highly efficient layout scheme along with the top 
performing 4:2 compressor form the above study is presented. A second multiplier using 
industry standard (3,2) counters in a 4:2 compressor configuration following the same 
optimized layout scheme is constructed and simulated as a benchmark for comparison to 
the new design.
In order to carry out this investigation, the proper methodology for power measurement 
in pass-logic circuits was developed and is presented within. This survey offers an 
unpartisan approach to power measurement, and an accurate reflection of the vantage 
points of each logic style. Moreover, with a growing interest in the applications o f 
asynchronous circuitry, average delay, in addition to worst case delay, has been 
considered.
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Prior to 1935, a computer was known as a person who performed 
arithmetic calculations or “one who computes”. Computer was 
actually a job title during this period of time. The modem machine 
definition is based on von Neumann's concepts [1]: “a device that 
accepts input, processes data, stores data, and produces output”. 
While technology has come a long way in the many years since von 
Neumann’s work, the basic formula for the components of a 
computing system have remained the same.
Von Neumann and his associates state that “a general purpose 
computing machine should contain certain main organs relating to 
arithmetic, memory-storage, control and connection with the 
human operator”[l]. The arithmetic organ is known today as the 
arithmetic logic unit (ALU)', it is required to be capable of adding, 
subtracting, multiplying, and dividing. This thesis deals specifically 
with the multiplication function of this arithmetic organ.
Introduction Introduction
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1.2 Thesis Highlights
This thesis will present a general investigation into digital multiplication circuitry and 
simulation and will highlight a new low-power 4:2 compressor circuit. The proposed 4:2 
compressor utilizes the more promising aspects of existing 4:2 compressors and (3,2) 
counter designs. The principle advantage of this design is it’s ability to provide clear, 
correct outputs while maintaining a low power-delay-product (PDP) and minimal 
circuitry. The performance of this circuit will be proven through test using a newly 
devised standard power measurement procedure for pass-logic circuits.
In addition, a complete multiplier design at the layout level will be presented utilizing the 
new 4:2 compressor circuit along with a new partial product reduction layout technique 
[2], Results showing extreme savings in terms of power dissipation over a more traditional 
design will be presented. A final fabricated version of this multiplier using TSMC 0.18 
pm technology will also be presented.
1.3 Thesis Organization
The thesis will begin with a general overview of the concept of digital multiplication, 
standard notation, and some various multiplication algorithms in Chapter 2. Most 
importantly, this chapter will present the fundamentals of partial product reduction.
Chapter 3 will initially introduce both the (3,2) counter and the 4:2 compressor in terms of 
basic functionality. This will be followed by an in-depth analysis of the circuitries and 
logic styles used in the construction of these cells. This analysis will include the 
presentation of existing 4:2 compressor designs as well as some new proposed designs. 
This chapter will conclude with the simulation and comparison of these circuitries in 
terms of power and delay using a new proposed standard power measurement procedure 
for pass-logic circuits.
Introduction Thesis Highlights
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The design and test of a 16-bit multiplier will be dealt with in Chapter 4 beginning with 
the partial product reduction layout scheme followed by schematic generation of the 
multiplier. This will include the presentation of Hardware Descriptor Language (HDL) 
code for both the architecture of the multiplier and it’s functional validation. Chapter 4 
continues with an introduction to custom layout focusing on it’s importance in the design 
of the multiplier. The layout for this 16-bit multiplier will then be presented along with the 
rational behind the considerations taken in order to make this design suitable for 
fabrication. This chapter will conclude with the presentation and discussion of results 
obtained through computer simulation of the laid out multiplier and physical test of the 
fabricated multiplier.
This thesis will conclude with a summary of contributions and conclusions in Chapter 5.
Introduction Thesis Organization




2.1 Basic Digital Multiplication
Basic digital multiplication is performed very similarly to our 
traditional pen and paper method. An nxm-bit multiplication of a 
multiplier X  (2.1) and a multiplicand A (2.2) yield a final product 
P  (2.3).
X  ~ l x n-b x n-2' x n-3,> ••• x 2* x b  x oJ (2.1)
A  ~ l am-b am-2» ••• a2’ a b  aoJ (2-2)
P  ~  [Pn+m-b Pn+m-2’ Pn+m-3’ ••• P2> Pol
~ x n-l(®m-b ®m-2,< ®m-3» ••• 2̂» 7̂* ^0  ̂
x n-2(®m-b ®m-2' ®m-3'< ••• ^ 2 ’ ^ b
+  X ] ( t t f t i - b  (^ m -2 '>  ® m - 3 ’ • • •  ^ 2» ^ 7’ ^ 0^
+  x d a m -b a m-2> a m-5’ — a 2’ a 7’ (2 .3 )
Multiplication is carried out through the bitwise logical-ANDing of 
multiplier X and multiplicand A to produce a matrix of partial 
products. These products are then reduced through various methods 
to obtain the final product P. Figure 2.1 provides an example of a 
4x4-bit multiplication.
Digital Multiplication Basic Digital M ultiplication
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a3 a2 fl/ a0
x3 x2 x i x o
x (fl3 x (fl2 x (Pi x (fio 
x(fl3 x (fl2 x<Pl x (flO
x(p3 x0a2 x (fll x (flO
x<fl3 x 0a2 x0al x0a0
P7 P6 P5 P4 P3 P2 Pi PO
Figure 2.1 Multiplication of 2 4-bit numbers
2.1.1 Dot Diagrams
In order to make digital multiplication algorithms easier to visualize, the concept of dot 
diagrams is introduced. Referring to Figure 2.2, each dot represents one binary bit. Figure
2.2 illustrates a dot diagram for a 4x4-bit multiplication.
•  • • •
X
•  • • •  
•  • • •  
•  • • •  
•  • • •
Figure 2.2 Dot Diagram Representation of 4x4-bit Multiplication
2.2 Sequential Multiplication
2.2.1 Basic Sequential Multiplication
The sequential multiplier has the most simple hardware realization of all multiplier 
designs. It realizes the basic shift/add multiplication algorithm through the use of
Digital Multiplication Sequential M ultiplication
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registers, multiplexors, and adders. Figure 2.3 shows an example of this hardware 
realization. Three registers are needed for the multiplication of two kxk-bit operators. The 
partial product register is initialized to 0. k multiplexors (MUX) receive all k-bits of the 
multiplicand as an input and consecutive bits of the multiplier beginning with the least 
significant as control signals. With each new input bit from the multiplier, the outputs of 
the multiplexors are added with the k most significant bits of the intermediate partial 
product. The result of this addition is again stored in the partial product register and 
shifted right 7-bit.
In the case of left-shift multiplication, a similar structure is used. The difference being that 
the most significant bits of the multiplier are first shifted in and a 2k-bit adder is instead 
required for proper partial and final product generation. Because of the slightly larger 
circuit size, right-shift multipliers are preferred for sequential multiplication.
Partial Products
-----------------►
Multiplicand Multiplier - i
0 ^  J'k
\  Ml IV ^\  MUA
r
k-bit Adder /
Figure 2.3 Sequential Right-Shift Multiplier
2.2.2 High-Radix Multiplication
In order to speed up the multiplication process, the idea of high-radix multiplication was 
introduced. Essentially this is performed by splitting the k-bit multiplier into a (k/n)-digit,
Digital Multiplication Sequential M ultiplication
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radix-2n number. This reduces the number of partial products to k/n and in the case of 
sequential multiplication, reduces the number of additions to k/n. Figure 2.4 illustrates this 
in the form of a 4x4-bit multiplication performed in radix-4.
This form of multiplication relies on the fact that the multiples (OA, 1A, 2A, and 3A) of the 
multiplicand are readily available. OA, 1A, and 2A (left-shift) are very straight forward, 
however, 3A requires two operations (1A+2A). This requires additional pre computational 






\ /  
k-bit Adder
Figure 2.4 Multiplication Performed Using Radix-4
2.3 Parallel Multipliers
Parallel multipliers, otherwise known as full-tree multipliers can be viewed as a special 
case of high-radix multiplication. In this case the highest possible radix is used (radix-2k). 
In other words, all partial products are generated at the same time. These partial products 
are then reduced through the use of a carry-save-adder (CSA) summation network 
producing two partial products which are then summed using a final carry-propagate or 
fast-adder. The block diagram Figure 2.5 depicts this process. Figure 2.6 also illustrates
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this process but does so in dot notation form. These types of multipliers may have a high 










Two 2n b it operands
Carry Propagate Adder
Final 2n bit Product
Figure 2.5 Parallel or Full-Tree Multiplier 
2.3.1 Partial Product Reduction
The method in which partial products are reduced is the main determining factor with 
regards to the performance of parallel multipliers. Hence partial product reduction is the 
most studied aspect of parallel multiplication. As mentioned, traditional partial product 
reduction is carried out through the use of a CSA tree in column compression format. 
Figure 2.7 depicts the layout of a conventional CSA. Column compression involves
Digital M ultiplication Parallel M ultipliers
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reducing bits in a each column partial products by a factor of 3:2. Figure 2.8 [3] illustrates 
the addition of seven 6-bit numbers using a CSA column compression format. Partial 
product reduction using CSA column compression is usually carried out using either a 
Wallace or Dadda tree format.
k
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Figure 2.6 Parallel Multiplier Dot Representation
FAFA FA FA
Figure 2.7 Carry Save Adder (CSA)
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12 FAs
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• • • • •
•  •  •
6 FAs
6 FAs
4 FAs + 1 HA
■V s s s s  • •*' *''.« • ••' * i
Total cost = 7-bit adder + 28 FAs + 1 HA 
Figure 2.8 Column Compression of 7 6-bit Numbers
Wallace Trees
In 1964 Wallace [4] introduced a new column compression architecture for fast 
multiplication as an alternative to array multiplication. His scheme involves three basic 
steps:
1. Generate all partial products at the same time using AND gate array.
2. Reduce all partial products to two numbers using (3,2) and (2,2) counters.
3. Sum the two final numbers using some form of fast addition such as a carry-looka- 
head-adder (CLA).
In contrast to the linear growth of delay as word length increases in array multipliers, 
when using this column compression architecture, delays proportional to the logarithm of 
the operand word size may be achieved. Therefore, column compression parallel 
multipliers are faster than array multipliers.
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Wallace’s method involves grouping all rows in each stage of partial product reduction 
into groups of three during each reduction stage. All columns in each group containing 3 
bits are reduced using (3,2) counters, also known as full-adders, and all columns 
containing 2 bits are reduced using (2,2) counters, also known as half-adders. All rows 
that are not part of a three row set are then transferred to the next stage without 
modification. It is apparent that the Wallace method for column compression reduces the 
most digits at the earliest possible time. Figure 2.9(a) shows the reduction process for a 
12xl2-bit multiplication.
Cotemtt 3 2  f t  J *  t *  U  t7 1615 I* U  f t  % I MW * 7 * 5  * 3 2 % © U U  3ft H* 1* 17 3*13 S* S? i j  W9
* * * * * * * * * * * *
« • ' « « «  4 *
y / / / / / / / / / / /  ’ 
X //////////X  ’
; :  x / x x x x ; : : :  
: : :  / / / x : : : : :  
:::: xx::::::
: / / / / / / / / /x ;  
; :  / / / / / / / / . : :
: '////////////St. :
* y / / / / / / / / / / y / / / / / y :
Figure 2.9 (a) Wallace Compression (b) Dadda Reduction [5]
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Dadda Trees
Shortly after Wallace presented his method for partial product reduction using CSA 
column compression, Dadda [6] was able to improve on this method by utilizing a unique 
placement strategy for the reduction stage counters. Like Wallace’s method, Dadda uses 
the same three step process described earlier but unlike Wallace’s method of reducing as 
many bits as possible at the earliest possible time, Dadda’s method involves strategically 
reducing only some columns of each stage. This is done in order to reduce the overall 
number of (3,2) counters required for the entire reduction process. The process for 
reduction in a Dadda multiplier is developed using the following method:
1. Find the smallest j  such that at least one column of the original partial product matrix 
has more than dj bits where dj is the height of the j th stage from the end
dj + i = l h 5 d i i
d { = 2
2. In the j th stage from the end, employ (3,2) and (2,2) counters to obtain a reduced 
matrix with no more than dj bits in any column.
3. Let j  = j-1 and repeat step 2 until a matrix with only two rows is generated.
A dot diagram illustrating this process is presented in Figure 2.9(b). While this system 
reduces the number of counters required for the reduction operation, the final adder is 
usually required to be larger which counter balances some of the circuitry gains.
2.3.2 4:2 Compressor Reduction
Since their inception by Weinberger [7], 4:2 compressors have become the topic of 
considerable research in the arithmetic community. The 4:2 compressor has transformed 
the standard frame of mind of counter based partial product reduction schemes by 
introducing the notion of horizontal data paths within stages of reduction. The use of such 
compressors, and those of higher magnitude, in partial product reduction trees has been 
well documented and a variety of these circuits have been suggested [7-22]. Figure 2.10 
illustrates 4:2 reduction in dot notation form.
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Figure 2.10 Dot Diagram of 4:2 Reduction
Until recently there have been no proposals for reduction scheme for the use of 4:2 
compressors in partial product reduction. Mokrian et al. [2] introduced a layout scheme 
which follows the same ideas as the Dadda (3,2) counter scheme in that it minimizes the 
number of cells used in a complete reduction.
This layout scheme defines a compressor row as depicted in Figure 2.11. These rows 
begin with a half-adder or in the rightmost least significant position followed by a chain of 







Figure 2.11 Definition of a 4:2 Compressor Row
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The iterative design process defined for implementation of this scheme is as follows:
1. Determine the number of compressor rows (NR) required for the given stage accord­
ing to the equation:
„ ( A ) - 2 ri082" W - lT
N R =
2. Nr rows of 4:2 compressors are placed in the partial product reduction tree. The first 
row will begin at column j j F and end at column j IL:
_  J ^ g 2n(h)~ 1]
J \F  ~ 1
J \ L  = 2 k ~ 1 ~ 2
Every subsequent row will begin at column:
flog2n ( / i ) - l ]  .
JiF ~ 2 + 2 t  = J ( i - l ) F  + 2t
and end at column:
( T b  1 0 r i o g 2 « w - i i  J iL = ( 2 k - 1 - 2  ) - 2 1
where i is the row number within each stage up to NR
3. Repeat steps 1 and 2 until only two rows remain for fast addition.
This scheme will be graphically depicted in Chapter 4 for the 16-bit multiplier which is 
studied.
Digital Multiplication Parallel M ultipliers





3.1 Counters and Compressors
An (N,M) counter is a device which takes N equally weighted 
inputs and sums them to provide an M-bit binary output. Figure 3.1 
illustrates the standard counter operation. The two types of counters 
studied here are the (3,2) counter or full-adder and the (2,2) counter 
or half-adder.
-o
N input bits 
of w eight 2'
(N,M) Counter 
1------------ TTT
y i+ M -1  2 * +2  2* ^  2*
N <2,M
Figure 3.1 General Counter Representation
In general, (N:M) compressors reduce N-input bits to a single sum 
bit of equal weight to that of the inputs but unlike counters, the 
remaining output bits are all of equal weight: one bit-position
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greater than that of the inputs. The standard representation for a (N:M) compressor is 
pictured in Figure 3.2. The compressor under study here is the 4:2 compressor.
N-2 Carry bits 
of Weight 2W+1
Compressor




Figure 3.2 General Compressor Representation
3.2 Half-Adders
The half-adder (HA) is a two-input/two-output device which takes two equally weighted 
bits (x,y) and produces a sum-bit (s) as well as a carry-bit (c). The sum-bit is produced 
through the logical exclusive-oring (XOR) of the two inputs while the carry-bit is the 
product of the logical anding (AND) of the input bits. The truth table for a half-adder is 
presented in Table 3.1 and Figure 3.3 illustrates the boolean expression for the operation 
and a standard symbol for this circuit
Table 3.1 HA Truth Table
X V 8 - c
0 0 0 0
0 1 1 0
1 0 1 0
1 1 1 1
Counters and Compressors Half-Adders
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
16
University o f  W indsor
y x
S  =  X © y HA
c = x +  y
C S
Figure 3.3 The Half-Adder
3.3 Half-Adder Circuitry
The half-adder is a simple circuit. It is so simple in fact that there is little discussion on the 
optimization of such cells. Standard gate level representations use two or three gates as 
depicted in Figure 3.4. As with most logical circuits, minimization at a transistor level will 
yield a smaller circuit size than that of gate level minimization. Figure 3.5 shows a 
transistor-level half-adder representation using 14 transistors as opposed to the 16 







Figure 3.4 (a) AND/XOR Configuration (b) NOR Configuration
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Figure 3.5 CMOS Realization of the Half-Adder
3.4 Full-Adders
The full-adder is one of the most basic building blocks in computer arithmetic. It is the 
main component in CSA trees and is therefore of great importance in digital multiplier 
design. Much of the circuitry involved in full-adder design is paralleled in that of the 4:2 
compressor thus making this design of equal significance.
The full-adder is a three-input/two-output device which takes three equally weighted bits 
(x,y,cin) and produces a sum-bit (s) as well as a carry-bit (cout). The sum-bit is produced 
through the logical “exclusive-oring” (XOR) of all three inputs while the carry-bit is the 
product of the logical “anding” (AND) of all two input combinations followed by the 
“oring” (OR) of the results produced. The truth table for the full-adder is presented in 
Table 3.2 and Figure 3.6 illustrates the boolean expression for the operation and a standard 
symbol for this circuit.
Numerous full-adder designs have been presented over the years using both traditional 
and non-traditional logic styles. Several of these designs are examined with a focus on 
power consumption, speed, and area.
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Table 3.2 FA Truth Table
% • s C '
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
S  =  * © y © C , . „
c = xy + xcm +  yc
Figure 3.6 The Full-Adder
3.5 Full-Adder Circuitry
At a gate level, the full-adder appears to be a very simple design. It can very easily be 
represented as a pair of cascaded half-adders as shown in Figure 3.7. Again, building this 
circuit strictly from the gate level representations using standard CMOS gates will 
produce relatively large circuits. These circuits have a high cost both in terms of area and 
power consumption. Several circuits have been presented which reduce the circuitry 
through transistor level minimization. The most promising of these designs are studied 
here.
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Figure 3.7 Half-Adder Representation of the Full-Adder 
3.5.1 Standard CMOS Full-Adder Designs
As discussed, using standard CMOS gates to construct the full-adder comes at a high cost. 
To build a full-adder using the gate level representation in Figure 3.7 and standard CMOS 
cells, the transistor count for the entire circuit balloons to 40. Furthermore, in a single-rail 
circuit, these cells require a number of inverters in order to provide complemented inputs. 
Due to the high power requirements and additional delays associated with these inverters, 
this configuration is only truly feasible in a dual-rail system where these inverters might 
not be required.
A much more efficient standard CMOS realization of the full-adder [23] is devised by 
inspection of the truth table as a whole rather than building the circuit based on individual 
gates. This leads to a great savings in transistor count (28-transistors) resulting in dramatic 
decreases in delay and power. Shown in Figure 3.8, this adder design is also known as the 
mirror configuration FA. This adder is devised by inspection of the truth table and 
arranging the nFET  and pFET  networks accordingly.
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Figure 3.8 28-transistor Standard CMOS FA 
3.5.2 Transmission Gate Full-Adder Design
The full-adder depicted in Figure 3.9 [24] is built using what has been coined 
“transmission function theory”. It uses transmission gates and pass-logic style gates to 
perform the full-adder operation. This design reduces the number of required transistors 
dramatically from 28 for a standard CMOS adder to 16 for this design. The cost comes 
when considering driving capabilities. This is due to the fact that there exists conditions 
where input signal Xj may be conducted through the entire circuit from input to output. 
This is capable of causing problems from signal degradation, added delay and even false 
outputs.
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Figure 3.9 Transmission Gate FA 
3.5.3 Pass-Logic Full-Adder Designs
The majority of recently proposed full-adder designs are of a pass-logic nature. Some of 
these designs show much promise but many of them, especially 10-transistor 
configurations, experience either multiple glitch conditions or suffer from signal 
degradation due to multiple occurrences of threshold voltage loss.
The first pass-logic design studied utilizes innovative XOR/XNOR circuitry along with 
transmission style output circuitry Figure 3.10 [25]. This XOR/XNOR configuration is 
derived by combining a more traditional pass-logic XOR circuitry with it’s paralleled 
XNOR configuration. Both of these traditional pass-logic designs suffer from threshold- 
voltage-loss (or gain), while this recently devised circuit provides full-voltage-swing at 
it’s outputs. Because the XOR and XNOR are wired in a complementing manner, if there is 
a state where one of the functions would normally experience a loss, the other half of the 
circuit will drive a transistor pulling the other output to a full “high” or “low” state.
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Figure 3.1014-transistor Pass-Logic FA #1
(a) XOR/XNOR Circuitry (b) Transmission Style Output
A very similar design to that in Figure 3.10 is shown in Figure 3.11 [26]. It utilizes the 
same output circuitry but applies different XOR/XNOR configurations on the inputs. This 
XOR/XNOR circuitry does not always provide full-swing signals but because of the 
output circuitry, all signals leaving the cell are of a full-swing nature. This is an important 
power saving aspect of this design. By the definition of power, the lower the internal 
operating voltages, the less power is consumed within the cell. This is in effect a type of 
voltage scaling which is a low-power technique normally thought of in the dynamic sense, 
where the operating voltage of a circuitry is purposely lowered and raised as needed in 
accordance with clock frequency. For this circuit we can view the voltage scaling as input- 
dependant internal voltage scaling, meaning the internal operating voltage for the circuit 
changes with respect to the input combinations rather than the clock frequency.
Finally, the last full-adder studied is presented in Figure 3.12 [30], This 10-transistor 
model uses similar circuitry to that of the full-adder depicted in Figure 3.11 but essentially 
removes all circuitry which provides guaranteed full-voltage swing at the outputs in order 
to minimize transistor count. This method may obtain much lower power consumption but 
at the cost of a usable output signal.
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Figure 3.12 10-transistor Pass-logic FA
3.6 4:2 Compressors
The 4:2 compressor is a five-input/three-output device which takes five equally weighted 
inputs (Cin, Xq,  X j ,  X2, X3) and produces a sum-bit (S), a carry-bit (C) and a carry- 
propagate-bit (Cout) as shown in Figure 3.13. The most primitive representation of the 4:2 
compressor, Figure 3.13(a), is that of two cascaded full-adders [3]. By increasing 
regularity, this configuration lends itself to gains at the architectural level of the multiplier
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Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
24
University o f W indsor
[2], It does not however present any gains in terms of circuitry. The optimized 4:2 
compressor configuration arises when the entire structure is regarded as one entity, as 
opposed to a composition of two full adders. This allows for further enhancement at the 
transistor level.
Another representation of the 4:2 compressor shown in Figure 3.14 consists of two 
multiplexers (MUX) and three exclusive-or (XOR) gates [12]. When building the 
compressor, using this representation and standard CMOS pull-up/down style logic, the 
transistor count for the overall circuit actually increases to a much greater number than if 
standard full-adders were used in the original configuration. This leads to the search for 
alternate design methods to reduce the size, power consumption, and the speed of the 
circuit. It will be shown however, that when the size of the circuit is reduced, performance 
in terms of power and delay do not always follow suit.
s = x1©x2©x3©x4©c.n
C = (Xj © x 2 ©  X 3 © X 4) C in + (Xj © I 2 0 I 3 ©  X 4)X 4
C ou, =  ( * 1 © X 2 )X 3 +  (X 1 ® X 2 )X 1
x 3 X2 X1 Xq
compressor
Figure 3.13 Boolean Expressions and Standard Symbol for 4:2
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Figure 3.14 (a) FA representation of the 4:2 compressor
(b) XOR/MUX representation of the 4:2 compressor
3.7 4:2 Compressor Circuitry
3.7.1 Standard CMOS 4:2 Compressors
Two different standard CMOS 4:2 compressors are studied. The first (CMOS1) is based in 
the initial cascaded full-adder model of the compressor in Figure 3.14(a). It consists of 
two standard 28-transistor full-adders. Although this design lends no savings at the 
transistor level, this configuration will be used as a basis of comparison for the other 
designs due to its highly optimized CMOS FA design.
The second standard CMOS design studied (CMOS2) is shown in Figure 3.15. This 
design uses standard 10-transistor CMOS XOR/XNOR and MUX cells [3] to implement 
the representation of the 4:2 compressor as shown in Figure 3.14(b). This design lends 
itself to dual rail logic structures due to its need for complemented inputs and it’s ability to 
provide complemented outputs. Due to the added interconnections associated with dual 
rail structures, the architectural benefits of the 4:2 compressor are in essence nullified in 
this design. Coupled with the growing concerns dealing with effects of interconnections in 
current and future technologies, dual rail circuits are not considered in this study.
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Therefore, inverters are added at the inputs of the circuit to provide the needed 





Figure 3.15 Standard CMOS XOR/MUX 4:2 Compressor (CMOS2)
3.7.2 Transmission Gate and Pass-Logic 4:2 Compressors
Another circuit implemented in the form of Figure 3.14(a) is shown in Figure 3.16. It uses 
two 16-transistor transmission-logic based full-adders (TGATE) [24]. This circuit was 
studied due to its low transistor count and output signal integrity. This study reveals that 
this circuit has the best operation in terms of power consumption amongst other FA 
circuits with similar transistor counts.
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Figure 3.17 30-Transistor Pass-Logic (PASS1)
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Three pass-transistor-logic implementations of the 4:2 compressor were examined. The 
first two of these circuits being extremely minimized in terms of transistor count. The first 
pass-logic 4:2 compressor to be investigated (PASS1) pictured in Figure 3.17 is a 30- 
transistor model using novel transmission style output circuitry [12]. This output circuitry 
forms the basis for the other two 4:2 compressor designs.
The second pass-logic compressor studied (PASS2), Figure 3.18, utilizes the same output 
circuitry as that of PASS 1 but uses a different configuration for the XOR/XNOR cells 
from [29]. Several different pass-logic XOR/XNOR gates having 6-transistors or less 
were tested in this circuit before declaring this particular configuration to be the most 
ideal. These cells provide full-swing XOR output but may experience voltage threshold 
gain on the XNOR output. Fortunately, by way of the output circuitry configuration, there 
is little apparent effect on the output of the compressor.
ĈOUT
C?
Figure 3.18 Proposed 30-Transistor Pass-Logic (PASS2)
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The final pass-logic configuration of the 4:2 compressor (PASS3) presented in Figure 3.19 
uses the same XOR gates as PASS2 but extra XNOR gates are added with full-swing 
output voltage. This was done to ensure that the non-full-swing XNOR signals internal to 
the PASS2 compressor were not adversely affecting the performance of the circuit.
Other pass-logic designs for the 4:2 compressor are certainly possible and several other 
configurations were in fact tested. However, many of them either experienced non-full- 
swing outputs, enormous short circuit conditions or just plain poor quality outputs. Since 
in partial product reduction, the outputs of one compressor cell most likely provide inputs 
to the next stage of compressors, proper output signal integrity is of paramount 
importance. A design exemplifying these shortcomings is presented in [32]. This is a very 
well conceived compressor using novel XOR and MUX gates, however this circuit is a 
dual-rail design and for the reasons previously stated with regards to such designs, it has 
been omitted from this study.
V D D VOD
w w *
Figure 3.19 Proposed 38-Transistor Pass-Logic (PASS3)
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3.7.3 Proposed Hybrid CMOS 4:2 Compressors
The final two compressors studied are hybrid designs combining standard CMOS with 
transmission and pass-logic. The first of these designs (HYBRID 1) uses the XOR/MUX 
configuration of the 4:2 compressor. This design is similar to the CMOS2, the difference 
being that the output CMOS MUX are replaced by transmission-gate style multiplexers 
shown in Figure 3.20. This substantially cut down on the number of transistors in the 
circuit. Furthermore, the full-swing nature of transmission gates combined with the fact 
that the outputs will only ever be passed though one transmission gate, this circuit still 
maintains similar signal integrity to the standard CMOS compressor.
The second hybrid design presented (HYBRID2) shown in Figure 3.21 utilizes the output 
circuitry used in both PASS1 and PASS2 cells. In doing so it reduces the size of the 
compressor by 6 transistors when compared to HYBRID 1, though it does come at the cost 
of passing the input CjN to the output S, gated by only one transistor. However, this weak 
output is met by a standard CMOS MUX cell at the input of the next compressor stage, 
and so the circuit will not face the level of signal degradation or reduced driving 
capabilities associated with many other pass-logic circuits.
-XOR3XOR I
= 0  o ,
^  )cour ^
u  u
Figure 3.20 Standard CMOS XOR with Transmission-Gate MUX (HYBRID1)
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Figure 3.21 Standard CMOS XOR with Pass-Transmission Outputs (HYBRID2)
3.8 Simulation
3.8.1 Transistor Sizing
When dealing with pass-logic circuits, transistor sizing is a very important aspect of 
design in order to obtain properly performing circuits and reliable simulation results. In 
this study, a method very similar to the one proposed in [12] is used. It involves 
determining the critical path of the circuit in question and experimentally sizing the 
transistors along that path. Once a performance plateau is reached, attention moves to the 
next most critical path for sizing. This iterative process continues until all transistors have 
been properly sized.
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3.8.2 Power and Delay Measurement 
Power Measurement
Total power dissipation in an integrated circuit is equal to the summation of dynamic, 
short-circuit leakage power described by equation (3.1). Dynamic power (Pdynamic) *s the 
power needed to charge and discharge internal capacitances in the logic array and 
interconnect networks when switching a circuit from one state to the next (e.g., from a 
logic 0 to logic 1). Short circuit power (Pshort) is the result of conditions within the circuit 
sometimes referred to as “glitch” conditions. These conditions occur when an output 
switches states and for a brief, almost instantaneous period of time, a path to both the 
source voltage and ground are present. The final element in total power for a circuit, 
leakage power (Pieakage) is a product.
Measuring the power dissipation of a standard CMOS cell is quite straight forward; 
namely to multiply the current drawn by the circuit from the power source by the supply 
voltage. In the case of pass-transistor logic, this job becomes somewhat more complicated 
since the inputs are not terminating directly within the cell, but instead they may be passed 
through several transistors and then to the output. This means that all inputs must be 
treated as sources. The current and voltage must then be measured at every input and 
power subsequently calculated. This also means that each input may be driving a 
secondary circuit at the output. In this case, simply measuring the current drawn by the 
circuit is not acceptable; the current drawn at the output of the circuit must also be 
determined. Equations (3.2) and (3.3) present an analytical interpretation of this issue. By 
measuring the power into the circuit and subtracting the power out, the actual power used 
by the compressor is determined apart from that of the surrounding circuits.
leakagedynamic (3.1)
VinHn~ ^dd 'dd  +  VX1*X1 +  VX2iX2 +  +  VX4iX4 +  VCm'Cm
(3.2)
(3.3)
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Delay
Depicted in Figure 3.22, the delay of the circuits is defined in this study as the time it takes 
for the output signal to reach 90% of its full potential measured from the point at which 
the inputs reach 10% of their maximum swing voltage. This is measured for every 
transition over every possible input combination.
1.8 V = 100%




Figure 3.22 Delay Measurement 
3.8.3 Test Bench and Conditions
In order to gain reliable results, much care must be given in the design of the testbench 
shown in Figure 3.23. The testbench used in this study uses input buffers after each ideal 
input waveform in order to replicate the non-ideal inputs expected in a true application. 
Furthermore, buffers are used at the output of cells to simulate output load conditions 
found in real world applications where these cells would be cascaded through several 
stages of reduction. In order to separate the performance characteristics of the compressor 
under study from that of the testbench, separate dedicated voltage sources are provided for
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both the test circuitry and the compressor. The input pattern in Figure 3.24 covers all 
possible input vector combinations at a frequency of 250 MHz and 1.8v source voltage. 
Performance of the circuit during each of these transitions was manually measured and 
calculated in order to validate the functionality of the circuit, the reliability of the results, 
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Figure 3.24 Input Test Vectors
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3.8.4 Full-Adder Simulation
Prior to studying 4:2 compressor cells, simulations were performed on several existing 
full-adder designs to evaluate the function of many of the design aspects of these cells. 
Due to their many similarities, once the operation of these circuits were validated, certain 
aspects of their designs could be cascaded into the design of the 4:2 compressors. Namely 
the XOR/XNOR circuitry used in the 14-transistor pass-logic #2 circuit was used in the 
new PASS2 4:2 compressor. The simulations focussed on power consumption and on 
basic functionality rather than speed. Table 3.3 summarizes the results in terms of power 
consumption. The percent savings referred to in this table are with respect to the standard 
CMOS full-adder.
Table 3.3Simulation Results for Full-Adders
Cell name Pwer Dissipation % Savings
Standard CMOS 7.974 uW N/A
TG-Logic 4.693 uW 41.15%
14-Transistor Pass-Logic #1 5.052 uW 36.64%
14-Transistor Pass-Logic #2 4.732 uW 40.66%
10-Transistor Pass-Logic 3.651 uW 54.21%
These results show that the 10-transistor pass-logic full-adder has the lowest power 
consumption of all studied. This does not mean it is the best design. In fact this design will 
not operate properly when implemented in a larger design. This is due to voltage threshold 
loss. As shown in Figure 3.25(a), when a signal is passed through two nFETs in series or 
two cascaded pFETs, the voltage threshold loss or gain occurs twice respectively. The 
effect on the output signal is shown in Figure 3.25(b) for a “high” signal passed through 
two nFETs in series. It is easy to see in this figure how after double threshold voltage loss, 
the output would be perceived as a false “low”. In this ten transistor full-adder circuit and 
in all others studied, this is inevitable. For this reason, the 10-transistor pass-logic full- 
adder circuits are not suitable for any implementation in this study and will not be further 
examined.
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OUT = IN-2Vth
IN | f r 1N+vth| = IN+2Vth
(a)





Figure 3.25 Voltage Threshold Loss / Gain 
(a) Signal Path and Effect (b) Output Waveform for nFET Case
3.8.5 4:2 Compressor Simulation Results
The conventional metrics that have been used in comparing the compressor cells are 
power, area, and delay. Power delay product (PDP)A is the metric considered by many to 
be the best for gauging performance of low power circuitry. The downfall of this 
measurement in the past has been the inconsistency with which power dissipation is
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calculated. This is especially the case when dealing with low power architectures 
employing pass transistor logic. This survey offers an unpartisan approach to power 
measurement, and an accurate reflection of the vantage points of each logic style. 
Moreover, with a growing interest in the applications of asynchronous circuitry, average 
delay, in addition to worst case delay, has been considered.
Table 3.4 summarizes the performance of the 4:2 compressors under study. The shaded 
regions signify “top-performance” for each individual metric. These results are depicted 
graphically in Figures 3.26, 3.27 and 3.28 for further ease of comparison. Output 
waveforms for all 4:2 compressor circuits are provided in Appendix B.
Table 3.4Simulation Results For 4:2 Compressors
Cell Name Power Dissipation Average Delay Worst Case Delay
CMOS1 7.15E-05 0 27 0 54
CMOS2 5.27E-05 0.43 0.98
TGATE 1.73E-05 0.41 1.81
PASS1 3.91 E-05 0.52 1.7
PASS2 1 74E-05 0.29 0.7
PASS3 5.83E-05 0.46 1.59
HYBRID1 4.24E-05 0.48 1.04
HYBRID2 2.51 E-05 0.44 1.25
Average PDP Worst Case PDP Transistor Count
CMOS1 1.96E-05 3.86E-05 56
CMOS2 2.29E-05 5.14E-05 68
TGATE 7.09E-06 3.13E-05 32
PASS1 2.02E-05 6.65E-05 30
PASS2 5.09E-06 1 22E-05 30
PASS3 2.69E-05 9.28E-05 48
HYBRID1 2.04E-05 4.41 E-05 56
HYBRID2 1.09E-05 3.13E-05 1
While none of the 4:2 compressor designs are able to match the standard CMOS 
compressor in terms of speed, both the transmission gate 4:2 compressor (TGATE) and the 
new pass-logic 4:2 compressor (PASS2) exhibit tremendous gains in terms of power 
dissipatibn and circuit size. Due to it’s extremely close power performance to the TGATE 
compressor, PASS2 is also considered a winner in this aspect. Furthermore, where power 
delay product is concerned, PASS2 is the clear winner.
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Figure 3.26 Average and Worst Case Delay
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Figure 3.27 Power Dissipation
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Figure 3.28 Average and Worst Case Power-Delay-Product
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Through study and test the best performing full-adders and 4:2 
compressors have been determined, these cells may now be proven 
for their intended use in a complete multiplier design. The 16-bit 
parallel multiplier studied here is a fairly standard design. It 
includes a partial product generation array, partial product 
reduction tree, and a final fast adder. The initial generation of the 
partial products uses regular CMOS AND [33] gates. A standard 
carry-look-ahead adder [3] is used to sum the two partial products 
into a final product. The main discriminating factor in this design as 
opposed to traditional parallel multipliers is the use of newly 
devised low-power 4:2 compressor cells, low-power full-adders as 
well as a novel partial product reduction layout methodology [2] 
which has not been realised at the hardware level until this time. 
This chapter deals with the steps taken in the design and test of this 
multiplier.
4.1 Basic Design of Multiplier
The multiplier designed in this study contains all the major aspects 
described for parallel multipliers in Chapter 2. The difference is in 
the use of 4:2 compressor cells over (3,2) counters (FA). As 
discussed above, this design implements a 4:2 reduction scheme
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which has never before been realized at the hardware level. The 4:2 compressor used will 
be PASS2 which showed the greatest overall performance with regards to the findings 
presented in Chapter 3. Furthermore the full-adder circuit to be implemented in this design 
is the 14-transistor pass-logic #2 which was also presented in Chapter 3. This full-adder 
design did not have the lowest power consumption but it’s signal integrity was superior to 
that of all other low power full-adders. Furthermore, design elements used in the 14- 
transistor pass-logic #2 circuit paralleled those of the 4:2 compressor chosen for 
implementation.
4.1.1 Partial Product Reduction Scheme
Following the 4:2 compressor layout scheme set forth in Chapter 2, a reduction 
framework is obtained and depicted in Table 4.1. This design requires a total of ninety- 
eight 4:2 compressors, seven half-adders, and seven full-adders. Determining the layout 
for these compressors is actually a much simpler task than what the equations in the 
methodology might let on. Once the first row of each stage is determined, all consecutive 
rows follow in a symmetric pattern, reducing in row length by four columns. Figure 4.1 
better illustrates the regularity of this scheme.
Table 4.1 Compressor Row Layout Plan









3 1 2 29
With the reduction tree defined, the rest of the design elements for the multiplier are 
somewhat trivial. Referring to Chapter 2 for the elements of a parallel multiplier, a 16x16 
array of AND gates is required to generate the partial products and a carry-lookahead- 
adder is needed to sum the last two remaining partial product rows to obtain the final 
product of the multiplication.
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Figure 4.1 Reduction Layout Scheme
4.2 Schematic Generation
Once the basics for the design are set, the next step in any large design is to generate 
hardware descriptor language (HDL) code from which the design may be initially tested 
for theoretical soundness and then imported through a synthesis tool to generate a 
schematic and eventually a fully layed out circuit.
4.2.1 HDL Coding
With the evolution of digital circuits in the 1980’s, gate count grew to such enormous 
proportions that the task of describing such circuits and their interconnection required 
teams of engineers. As a result, the U.S. Department of Defense’s VHSIC (Very High 
Speed Integrated Circuit) program funded a project including a team of engineers from 
three companies- - IBM, Texas Instruments, and Intermetrics [34], The purpose of this 
project was to create a new language-based design description method. This led to the 
inception of VHDL (VHSIC Hardware Descriptor Language).
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Verilog HDL, the other of the two major HDL’s, was introduced in 1985 by Gateway 
Design Systems Corporation which is now a part of Cadence Design Systems Inc.'s 
Systems Division. With the formation of Open Verilog International (OVI) in May 1990, 
Verilog HDL was made available to the Public Domain with the expectation that with a 
broader acceptance of the language, the market for Verilog related software products 
would grow. Verilog is the top HDL used by over 10,000 designers at such hardware 
vendors as Sun Microsystems, Apple Computer and Motorola [35]. Verilog is also the 
HDL of choice for this study.
4.2.2 Behavioural Coding of Multiplier
Verilog HDL allows the user to use a variety of behavioural constructs enabling the 
designer to perform high-level simulations to verify the functionality of the circuit before 
delving into the more low-level design phases. The following is the simplest example of a 
16-bit multiplier coded with behavioural verilog.
module MULTIPLIER(OUT,A,B); // Declares module MULTIPLER
input [15,0] A,B; // Defines 16-bit inputs A and B
output [31,0] OUT; // Defines 32-bit output OUT
assign OUT = A*B; // Assigns out to be the product of A and B
endmodule // Declares the end of the module
At this level there is no control over how the multiplication is carried out. It simply takes 
two numbers and multiplies them all into one module. Theoretically, this code could be 
inputted into a synthesis tool such as Synopsys which would generate a multiplier 
automatically. This code is not suitable for this design because control must exist over 
which and how many cells are used and how they are layed out in order to meet the design 
plan previously set forth.
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4.2.3 Verilog Code
Complete verilog code for the 16-bit multiplier is available in Appendix A. This is large 
code containing explicit instructions on the connectivity of every single cell within the 
design. Code for a test bench designed to validate the functionality of the multiplier code 
prior to schematic capture is included at the end of Appendix A.
4.2.4 Schematic Generation
Once the design has. been verified through Verilog simulation, it may be imported through 
the Cadence schematic tool to automatically generate the required cells and 
interconnection structure. The AND gate array and partial product reduction circuitry are 
grouped into one cell where the final fast adder is kept separate. This is done to facilitate 
the data collection with regards to latency of the partial products rather than just the 
multiplier a a whole. This is important because when measuring the delay of the entire 
multiplier, a great deal of this delay will be attributed to the fast-adder itself. In fact, 
because of the nature of fast-addition or any addition for that matter, the most significant 
digit will always be the one with the greatest latency.
Figure 4.2 shows the schematic generated including AND gates and the 4:2 compressor 
forming the reduction tree. It is very hard at this level to recognize the reduction scheme 
because of the way the importation tools seemingly randomly place the cells. The 
complexity of the circuit a multiplier of even this relatively small size is very apparent in 
this figure. The fast adder used in this design is a standard 2-stage 32-bit carry-lookahead- 
adder pictured in Figure 4.3. The complexity of these circuits is still not completely 
represented by these already highly complex schematics. Each of these schematics contain 
cells internal to which is a whole other set o f circuitry.
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Figure 4.2 Schematic Capture of 16-bit 
Partial Product Generator and Reduction Tree
Figure 4.3 Schematic Capture of 32-bit CLA
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4.3 Circuit Layout
4.3.1 Why Custom Layout?
Traditionally, when any digital circuit is to be implemented at the layout level, a design 
compiler such as Synopsys is used to generate a netlist from behavioural verilog code 
which is then layed out using an automated tool such as AreaPDP. When requested to 
produce a 16-bit multiplier, Synopsys will use available pre-defined cells included in our 
existing design library to create a netlist defining what cells are needed to complete the 
physical structure and how they are to be connected. This netlist is then inputted to a 
floorplanning tool such as Qplace which, according to user defined constraints such as 
area and speed, will perform the layout and routing of the multiplier at the chip level. 
Figure 4.4 provides an overview of the complete automated chip design process. Most all 
steps in this process are essentially bypassed when creating a custom layout design.
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Figure 4.4 Cadence Digital IC Design Flow
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In most cases automated layout is the best method for efficient design of digital circuits. It 
can cut design time down from months, as is the case in custom layout, to just days 
depending on the complexity of the circuit. For this study there are reasons why automated 
layout is unfortunately not an option. First of all, there are no cells available in the 
standard libraries for 4:2 compressors. Even if there were, this is a completely new 
compressor design being used. It is possible in the coding stages to define a 4:2 
compressor such that it is made up of a combination of existing standard cells such as two 
full-adders or a combination of XOR/XNOR and MUX gates. This would require that the 
interconnections between all cells be defined subsequently sacrificing the time advantage 
associated with Synopsys automatically defining these relationships. Secondly, the 
standard cells being used to generate the compressors are just that, standard. As previously 
shown, the most efficient design of the 4:2 compressor occurs when the compressor is 
designed at the transistor level. When standard cells are used, transistor level optimization 
is not possible.
Basically, when the automated tools are used, the designer maintains control over general 
functionality of the chip but loses much control over the actual circuitry and layout. 
Because this multiplier will implement non-standard, newly devised circuitry in a new 
minimized configuration, designer control is very important, therefore automated layout is 
not an option and full custom layout must be performed.
4.3.2 Layout Basics
When dealing with digital integrated circuits, the most basic, abundant and most important 
element in any chip is the transistor. Figure 4.5 presents fully labelled schematic and 
layout views of a CMOS inverter with all elements labelled for comparison. This circuit is 
ideal for presenting the basic elements of layout because of it’s simplicity and abundance 
in most designs.
M ultiplier Design and Test Circuit Layout
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
47
University o f W indsor
g a t e "
«
ftii- I ■ •  p H ]
i  so





nFLl pi \ I
OUTPUT flora DRAIN
Figure 4.5 Schematic and Layout Components of a CMOS Inverter 
4.33 Compressor Layout
Much care was taken in the layout of all the arithmetic cells used in this design in order 
minimize the congestion and length of interconnections. Figure 4.6 illustrates the silicon 
level layout of the 4:2 compressor cell. Notice that all inputs with exception of Cin are 
accessible from the left side of the compressor and all outputs are accessed from the right 
side with the exception of Cout. This is done in order to keep a uniform flow of data 
throughout the entire multiplier. Input Cin and output Cout are situated directly across from 
each other. This facilitates a short direct path for the propagation of carry signals as shown 
in Figure 4.7.
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Figure 4.6 4:2 4:2 Compressor Layout
Figure 4.7 Interconnected Compressors 
4.3.4 Layout of Partial Product Reduction Rows
As stated in the previous section, great care was taken in the design of the compressor 
cells to provide as much regularity in the multiplier design as possible. The same care was 
taken in the layout of all circuits used in this design. This is apparent in Figure 4.8 which 
depicts a complete row of compressors as well as the AND gates supplying initial partial 
products for reduction. This is in fact the third row in the first stage of the reduction tree
Multiplier Design and Test Circuit Layout
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
49
U niversity o f  W indsor
defined in Figure 4.1. Note that the width of all cells are equivalent providing direct 
interconnection of both source voltages and grounds.
« * ;c% % '♦  ̂ •*
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Figure 4.8 Complete Compressor Row Including Partial Product Generation
Figure 4.9 31-bit CLA Layout
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4.3.5 Final Fast Adder
As previously discussed, the fast-adder used in this design is a 2-stage 31-bit carry- 
lookahead-adder. Construction of this adder utilizes standard CMOS cells provided with 
the Cadence design kit cell library. The layout of these standard cells can be quite difficult 
when done in a manual or custom manner because they are completely black box. This 
means that the designer can only view the connection points a bounding box inside of 
which the actual circuitry is hidden. This leads to a very tedious design process of creating 
connections and running design rule checks (DRCs) to verify that these connections do 
not overlap or come too close to these hidden components within the box. Figure 4.9 
shows the completed layout of this fast-adder.
4.4 Design for Fabrication
Due to the high demand for silicon realestate, this design was subject to tight area 
constraints. The largest elements on this chip are the I/O cells and pads. For a 16xl6-bit 
parallel multiplier, a minimum of thirty-two inputs and thirty-two outputs are required for 
proper parallel operation. On top of these many I/Os, a chip this size requires multiple 
power and ground pads to supply both ring and core voltages within the chip. Ring voltage 
refers to the voltage required by the I/O circuitry and the core voltage provides the actual 
multipliers’s operating voltage. Providing at least two sources for each of these voltage 
sources and two grounds, the total required pin count to fabricate this design adds up to 
seventy total pins. Unfortunately the total space allotted to this design for it’s assigned 
fabrication run was 1.2 x 1.2 mm. This space only allows for a maximum total of twenty- 
four I/O pins.
4.4.1 Input Design
In order to make due with the limited total number of pins available and still provide 
parallel inputs to the multiplier circuit, the inputting of the operands had to be carried out 
in a non-ideal fashion. To do this, two 16-bit serial to parallel converters are used. Figure 
4.10 depicts a 4-bit serial to parallel converter with arrows marking the data paths. These
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converters consist of a D flip-flop shift register with outputs from each flip-flop feeding 
both the next flip-flop in the register as well as d flip-flop latches. Once the register is full, 
the advance is set “high” and the D flip-flop latches simultaneously release all values 
stored in the register in parallel form. This allows for the release of inputs to the multiplier 
in true parallel manner while reducing the number of input pins to four. Four pins because 
the multiplier and multiplicand each have their own converter requiring separate serial 
inputs but common clock and advance signals.
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Figure 4.10 4-bit Serial to Parallel Converter 
4.4.2 O utput Design
Although a serial to parallel converter works out for pin reduction in the input circuitry, 
parallel to serial is out of the question for the outputs. This being a parallel multiplier, the 
outputs must be received in parallel in order to maintain some idea of the multiplier’s 
performance. In the case of parallel to serial converters, any signal degradation and 
definitely all delay experienced at the output could most likely be a product of the output 
register. What was used instead of such a converter is an output-select design. This 
circuitry, involves the use of eight 4-input multiplexers. This circuitry provides the ability 
to select which outputs are to received during a certain input test pattern. The way the 
outputs are divided up in this design allow the tester to select one of four sets of bits as
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described in Table 4.2. This now reduces the number of output related pins to 10 including 
the eight output and two control bits.
Table 4.20peration of Output-Select Circuitry
SI so Output BiLs Selected
0 0 OUTO to OUT7
0 1 OUT8 to OUT15
1 0 OUT 16 to OUT23
1 1 OUT24 to OUT32
4.4.3 Final Multiplier Design and Packaging
The multiplier was fabricated using TSMC 0.18pm technology through a grant from the 
Canadian Microelectronics Corporation. The packaging chosen for this multiplier was a 
standard 40-pin DIP shown in Figure 4.11. Figure 4.12 is a photograph of 4 fabricated 
chips along side a standard mechanical pencil. Table 4.3 provides a list of the 40 pins and 
the connections to the multiplier associated with them. The completed design for the 
16x16-bit multiplier studied here is depicted in Figure 4.13. The darkest area in the center 
of the chip is the partial product generation array and reduction tree.
sapp
Figure 4.11 Standard 40-Pin DIP Packaging
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Figure 4.12 Four Fabricated Multipliers and Standard Mechanical Pencil 
Table 4.3 I/O Pins and Their Functions
1’ IN *» I ( »'l YPJ’ I ! \<  1MIN PIN £ i.« i 1 \  PE Ft N< I ION
1 POWER VSScore 21 POWER VSScore
2 OUTPUT OUT7 OUTPUT OUTO
3 OUTPUT OUT6 23 POWER ADVANCE
4 SPARE SPARE 24 SPARE SPARE
5 SPARE SPARE 25 SPARE SPARE
6 SPARE SPARE 26 SPARE SPARE
7 • SPARE SPARE SPARE SPARE
8 OUTPUT OUT 5 28 INPUT INPUTB
0 OUTPUT OUT4 29 INPUT INPUTA
10 POWER VSScore 30 POWER VDDring
11 OUTPUT OUT3 31 POWER VDDcore
12 OUTPUT OUT2 32 CLOCK. CLK
13 POWER VDDring 33 POWER VSSring
14 SPARE SPARE 34 SPARE SPARE
15 SPARE SPARE 35 SPARE SPARE
16 SPARE SPARE 36 SPARE SPARE
17 SPARE SPARE /»? S f SPARE SPARE
18 OUTPUT OUT! 38 INPUT OS1
19 POWER VSSrmg 39 INPUT o s o
20 POWER VDDcore 40 POWER VDDcore
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Figure 4.13 Completed Multiplier Design for Fabrication
4.5 Computer Simulation
The complete multiplier design was tested for functionality, power, and speed prior to 
fabrication. As a benchmark, a second multiplier was also constructed and tested using the 
standard CMOS compressor cell CMOS 1.
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4.5.1 Test Bench and Conditions
Figure 4.13 illustrates the structure of the test bench used for both the multiplier using the 
PASS2 cell as well as the one using the CMOS1 4:2 compressor cell. Inputs are provided 
by way of sixteen individual waveform generators for both the multiplier and the 
multiplicand. These inputs feed the partial products generators and reduction tree all 
combined into another cell. This cell outputs the two 31-bit final partial products, PPA and 
PPB, to the 31-bit fast-adder, which in turn outputs the completed sum of the 
multiplication. By dividing the reduction circuitry and the fast-adder, the delay may be 
measured both at the completion of partial product reduction before the final addition and 
at the actual output of the sum. This is important because the large delay associated with 
fast-addition can cause the results to reflect the performance of the adder rather than that 
of the reduction. This becomes very important when a comparison of different reduction 
circuitry is the goal.
As when testing the full-adders and 4:2 compressors, all outputs must be measured 
manually for delay. Due to the size of the operands, manual measurement is only 
reasonable for a small number of test vectors. For this reason, a small number of test 
vectors are chosen which when inputted one after another tend to provide switching 
activity over the entire reduction tree. Table 4.4 lists these test vectors in the order in 








Partial Product Generator 
and Reduction Tree
Figure 4.14 Test Bench Structure
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Table 4.4Input Test Vectors for Both Multipliers
Binary Bits
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 AO Decimal
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 65535
o 0 0 0 0 0 0 c 0 0 r. 0 0 0 0 0
1 0 0 c 1 0 0 0 0 0 c 1 0 0 0 0 34832
n 0 0 0 1 0 t 0 0 1 0 0 jlp f 0 0 1 2633
1 3 1 0 0 0 0 ■f 0 1 c 1 1 1 0 1 41309
■o 0 JUS? t 0 1 0 0 1 A c 0 u 1 u 0 27076c •4 1 1 0 - 0 1 1 1 1 0 1 0 1 1 0 60374o 0 1 0 1 Q 0 c 1 1 1 1 0 1 0 1 1 20971a 1 A 0 1 1 r \u 0 1 A 1 A1 A1 1 0 1 1 55803
3
g 0 0 0 0 1 1 t 0 0 c 0 0 c 0 t- 0 3584
1 0 1 0 c 1 0 0 0 0 c A 0 1 0 0 42004
0 0 1 c 1 1 0 0 0 1 3 0 I l f 1 0 1 11341
1 0 1 0 A 1 A 1 0 1 0 1 1 1 0 1 44893
0 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1683?
1 1 0 0 1 0 0 1 1 1 0 A 0 0 1 0 51666
0 1 0 1 0 11 1 1 1 1 0 ’ 0 1 . ,1"j 23531
B15B14B13B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 BO Decimal
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 65535
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 : 0
0 0 A 0 0 0 0 1 0 0 0 A 0 0 0 •| 8465
0 0 (1 1 0 0 1 0 0 0 0 1 0 0 1 0" 4626
0 0 1 1 0 0 1 A 1 0 A 0 0 0 1 1 13219
m 1 1 0 0 1 1 1 0 1 0 0 ■1 0 1 0 o 52884
km
® 1 1 1 0 0 1 1 1 1 0 0 1 0 1 0 1 59285
a 0 1 0 1 0 t 0 0 0 0 0 0 1 1 1 0 2151813
3 0 1 1 1 0 1 0 1 0 0 A 1 1 1 1 1 30015s 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 592
0 0 1 0 1 0 ■* 1 1 1 ru 0 0 0 0 A1 11201
1 0 0 1 0 0 1 c 1 1 0 1 0 0 t 0 37586
1 0 1 1 0 0 1 1 1 1 1 1 0 0 1 1 46067
0 1 0 0 0 j 0 0 0 1 nV 0 0 1 0 0 17476
0 1 1 0 r \Vs A1 0 A 0 1 0 1 0 1 c 1 25941
0 1 c f 1 4 1 u 0 1 0 1 1 1 1 0 24158 :
4.5.2 Sim ulation Results
The results in terms of delay obtained through simulation of the 16-bit multiplier partial 
product reduction are shown in tables 4.5 and 4.6. Alternatively, figures 4.7 and 4.8 depict 
the results for the complete 16-bit multipliers. Blank spaces in these tables represent input 
transitions where there are no changes in the individual output bit. It must be noted that 
even though the output bit may not change, this does not reflect any limit on the amount of 
switching activity within the reduction tree itself. Glitch conditions where there are either 
voltage spikes or drops for an input transition leading to no change in output are measured
Multiplier Design and Test Com puter Simulation
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
57
University o f  W indsor
as a delay. When one of the multipliers experience this glitch condition and the other does 
not, the one with no glitch has a delay of zero recorded.
Table 4.516-Bit Partial Product Reduction Delay Using CMOS1 4:2 Compressors
OUTPUT DELAY (ns)
™A30 ■-1 1 3 ' 0 4 t i l l a t l * p i s 0 0 4
PPA29 0 605 0 ^ 5 0 53 0 81 0 5 1 0 45 051 0.48 0 56 0 8*
•■> \V}S h  '*11 «J O'1 ‘l ■», 0  53 5  4f i ; 0 / ■/ .H? ” n t m i fafi'i 0  4 ’. wll’} 0  4-1 t. 5c ’
PPAP7 0 7-9 0 56 1 02 0 93 0 8? 1.01 0 93 1 2? 1 1 0 35 0 87 0 89 1 22
,*rsn<S fa 41/ O f 1 38 ’ 15 0  99 1 1 / 1 25 1 04 1 '8 ' V 1 P8
°PA25 1 2 1 79 1 28 1 42 1 08 0 85 0 81 1 2 / 1 03 1 15 0 86 1 ^6 1 79
[ 'PAS- r. OH ' iib 0 78 4 H 1 S3 ’ 43 1, if. t. 5 a 13 1 81 0 6 8 0 8n 1 1)4 ■ 7
PPA23 1 152 0 76 0 88 1 69 1 23 1 38 1 09 1 47 1 19 1 27 1 27 0 0 1 03 1 69
i fv*’A2i 1 149 1 !)/ 1 e : 1 2 ■:8b 1 f b ■ 07 i . # 1 2 '. 1 h i 0B£ 1 3 161 * 34 1 85
DPA2' 0 745 • 1 56 ’ 88 1 42 1 21 1 6 0 88 1 7 1 69 1.18 1 82 1 69 1 41 1 88
j PWAI'O J W 0 9 6 104 1 52 OOfa 141 1 6 i 3? ! ft? 176 0  75 148 191 1 15 9 1 17 1 91
=>P419 0 748 1 24 0 86 1 61 1 51 1 66 1 39 1.37 1 22 1 64 1 7 1 0 77 1 48 1 30 1 7
BpAlti 0 7-16 "458 1 66 t/B3 1 11 162 ,1 bf 1 4 1 -9 ! ''7 I 75 13* . . .  . 1 33 i 76
PPA1 / 0 823 1 09 1 76 1 44 1 2 0 78 1 37 1 06 1 39 1 42 1.85 1 43 1.52 1.32 1 85
PPA1F e % * 53 ! fa? 1 2 9 1 5? 1 55 1 4» 1 S- 166 1 3 ‘ 7 ’ 4 / 1 45 ’ 4 f 1 7
PPA1S 1 021 1 48 1 53 0 64 1 57 1 18 0 67 1 77 1 34 1.04’ 1 46 - 36 1 66 1 30 1 77
HPA14 ; 16’ 109 1f>* i .f e 1 6 ? Ilf!? 102 ’ 41: 1 ” 1 5 1 i* 1 7? 1 0? 1 V 1 77
PPA13 1 658 1 11 1 28 1 19 1 55 1 65 1 76 1.56 1 57 ’ 25 1 43 1 82 1 67 1 50 1 82
» p » l5 1 Jtl 1 4 1 65 1 23 1 06 1 hfe 1 54 V#4 193 1 F* 1 4b 1 S3
JPA1 1 0 86 1 28 1 68 1 15 1 56 1 18 1 51 1 45 1.55 1 51 1 09 1 05 1 55 1 66 1 36 1 68
"PAH; 1 U 1 1 ; 1 4? 1 84 1 3b 1 33 1 7ti ’ 6 1 bP 155 1 34 ,1,4 1 4P 1 8 1,
PPA9 1 688 1.11 1 88 1 3 1.89 1 '1 1.21 1 76 1 1 0 96 1 03 1 39 1 36 1 53 1 38 1 89
»PAP. 0 / 7 1 49 0 36 1 V 0  9? 1 24 0 8 7 1 ra * i J 0 9 8 ’ 03 1 U9 1 49
PFA7 1 11 0 9 1 28 1 3 3 0 88 1 11 1 19 1 27 1 13 1.27 1 15 1 33
■i Ar 1  JP OBfS 0  38 0  52 0 7 l/9t> r-fi3 1 19 0  88 1 '6
PPA5 1 '5 3 0 74 1.12 1 26 0 87 0 84 0 76 1 1? 1 26 0 89 1 00 1 26
1 t . 0  55 0 3 9 0  88 C 47 f19<‘ 0  94 c « C 66 1 O' 0  55 0  46 £150 0 / 4 0 72 1 01
PPA3 0 623 0 74 0 77 0 65 0 87 0 63 0 6 4 0 62 0.7 l“ 0 65 0 87 0 71 0 87
PPA? lllilfB T
PPA1 0 199 0 43 0 2 0 43 0 ? 0 43 0 ? 0 43 0 3 1 0 43
Pf:A'J 0 199 C 11 0 3 041 U ? 0 4 ' 0 ? C P° 0 4 1
1.03 1.93
F H i30 0 35* 0  68 041 0 46 0  61*
DD029 0 664 0 63 0 37 0 5 4 0 49 0 55 0 37 0 55 0 37 o ‘ 0 0 0 38 0 664
°PB ? D 0  M i 0 69 0 81 O 81 t! 51 t)p*J tia ? f) 0 5 6 0  89
PPB27 0 583 1 01 1.29 1 07 0 93 0 4 1 09 0 91 1 29
t / ' * *s 1 33 0  92 0  *4 «  '! ‘ Ofi 1 ' ‘j 1 00 1 33
PPB25 0 725 1 36 1 05 0 57 1 27 1 21 0 84 0 75 0 97 1 36
PfB pa 0 78 0  8/* i ? J w 0 93 i l l ! 1 0 ? 1 .i J s 1 lb 1 7
PPB23 0 922 1 43 0 92 1.15 1.15 0 81 0 70 '  57 1 09 ,7
"  'B Pi L 375 1 1C 1 79 i v i 1 62 1 6 ’ ‘ 29 ’1 ^ 1 ' i 09 1 73 1 f '  14 * / a
PPS?* 0 757 1 44 0 8 ’ 0 95 1 41 0 73 3 6B 1 66 1 26 1 52 1 83 ‘ 19 13
fW'BO'! 1 '.V 1 *>’ 1 in 1 4r ‘ 3 1 23 ' I,.- ' 1 ’ l |« J 1 A. 3'* ' OJ
P^B ig 0.831 1 54 081 1 33 1 1 1 16 1 73 0 94 1 36 1 6? 1.25 1.73
0 917 3f 6  HI r 4/ U W 1 'i-1 1 71s . 3 ' 1 4* 1 a? <•?$ i
OPB'7 0 833 '  45 1 54 1.2 1 09 1 42 1 '7 1 22 1 6? 1 25 ‘ 36 '  29 1.62
.-v m e .■ 584 i  54 0 . 1 4 '  56 ■ 1 ? . 1 ,5 Sd° 1 21. j 7-3 ' 9* 1 .■>/■
°PB15 0 6o4 1 14 1 3 '  49 0 92 ' 63 1 53 1.34 1 13 1 44 1 3? '  26 1 63
■x-’Bl t r r i }  4 • bfi ’ 1 ' ' -5 ' i f m ' I S '■ ; 4 1
I J PB13 0 58 1 56 1 '8 0 76 0 99 1 39 1 34 1 85 1 52 24 1 85
■ ‘‘PB ■ l f . 8 ’ 1 SIMS i  1 P 55 1 ■ r- 4? ’ 1H ! i / t JSo 1 il? 1 - r l i i S S i l S E 1
?
‘ 2 - t
! PPB1'  ! 0 597 1 34 1.3 1 28 1 25 1 42 1.13 1 23 '  19 1 42 ’
0 6 4 4 1 "’5 U$iC 1 4 1 I *, 0.7S "O'- r m i p }. IpU St . 1 • i ft*
PPB9 C 621 0 76 0 62 1 15 0 88 0 95 0 PA 1.15
»' "IP r  f.d. ■' K 1 .'fa .1 -v •; 1 tr I B 0  8w ■ '*!.
P^B? C 39 0 69 0 42 OS 0 33 0 35 0.8 0 4? C 77 0 43 0 6 ' 0 9
.•4b i-j y j v  35 - n- i l l £’ /*• 1
PPE" 0 361 C 81 0 38 0 fa"7 c 91 0 57 0 46 0 69 0 o3 0 91
* t-K< i’ a, r 0  (•■; • ->P ■;i O 'i ' r ;* OL,' §4K1 .1,2 .# C v"
PPB3 OCJ 'o ’
o s ’ u r f  r 0  - t T '* r u L-'. ■1 1 r .141
°PBl 0.2 0 43 C 25 041 02 0 43 C 25 0.31 0 43
i i 1 m a . . a  .. i
0.90 1.85
AVERAGE MAX
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Table 4.616-Bit Partial Product Reduction Delay Using PASS2 4:2 Compressors
OUTPUT DELAY (HS) AVERAGE MAX
P  V. i f W l i 6.4 i 4 C i ?- f t /
PPA29 0  526 0.81 0 53 0 82 0.51 0.45 “ o T 0.48 0.58 0 82
nt-A'-s 0  -V.> OP'- v ’.3 Os* r, n C ‘-y- J * 119.- I ?■ I H i 0 U S E S :i 6 : ft.
1 PPA27 1.05 1.18 0.9 1.5 1.08 1 96 1 05 0.95 0 0 0 0 88 1.96
f»PA2fc 0 93 1,88 1.41 ' 4? 0 8 8 1 ‘-‘1 0 rt t, C 84 1 .'-i
PPA25 0.78 1.66 1.64 1.79 1.07 1.67 0 87 '  3 0 97 9 / 1.52 ’ 3b 1 97
PPA '/i 1 46 l b s 1 4 1 47 1 L i ’ f 4 1 '-8 1 5>S 1.44 1 ‘ 1 46 '» 1 ;x ’ i n
PPA23 1.44 1.43 1.33 1 18 1.54 2.34 1 2 1.51 1.56 1.64 1 66 1 76 218 1 60 2 34
f:; 422 1 nr, 1 '5 1.81 M l '  3 > 33 /  (y ’ 3 1 i s 1 til : f4:* 0 0 1 H 7 --4
PPA21 1.3 1.93 1.61 1.44 1.87 1.31 ’ 92 0 86 1 32 1 69 1.02 0 C '  25 ’ S3
*»PA?0. 13:, J.S & 1 76 18'- 187 <7? 1 7-! ’ 4ft l,*,a 1 ■ 4- • 6. 1 2 / * 119 1 ’? ■ 63 - r,;i
PPA19 1 35 1.73 1.28 2.08 1.45 1.55 '  47 1 53 1.56 1.34 1.82 '  89 6 0 1 36 2 08
ppA ?e 3 6 7 1 44 ISO 167 Ifc ’ Oa 151 1 *7 (' !> Ii {) n . I j f e i l g g l ft p i 1 9-;
PPA17 1.14 2.05 1.65 1.91 1.4 1.56 1 13 2 09 1 47 1 72 0 0 0 1 24 2 09
PPA lu I6« j i m 16 1 2 / 1 83 . u 2 0 6 ■ 1 1b ? 0 Ii v! 1 '6 2 03
PPA15 1.4 1.69 1.15 1.63 1 19 1.77 1.3 1 57 1 72 1 81 2.11 0 0 1 34 2 11
P->A14 1.3? 1.2’ 180 I t , 1 73 ’ 1 4 ? 1 « i 1 72 if.1 1 7b 1 32 1 52 214 1 67 2 14
Pn A13 1.31 1.64 1.7 1.66 1.76 1.22 1 53 1 49 1 84 0 0 0 0 1 09 1 84
PI-A’ , < e IPS 1 1 147 1 7 * 5 /  1 -7 0 0 r 1 ill 1 6
PPA11 1.3 1 43 1.79 1.58 1.85 1.7 0 0 0 0 0 0 0 0 0 69 1.85
HPA1P 1.85 la E  TJ - i f 141 I f 1 7C 1 89 1 34 1 81 1 7 U D 1.4? . - i e
PPA9 1.78 1.27 1.46 1.55 1.16 1.39 1 86 1 29 1 73 1 34 2.11 1 58 0 0 1 32 2.11
r f rwi ’ 51 1 i 135 OS? iff 149 1 14 1 28 C ft -l 0  91 1 51
PPA7 1.35 1.21 1.08 1.41 1.3 1.01 1.4 1 03 0 0 0 98 1.41
PftAG 145 1 49 0  63 144 0 n il 0 0 6 3 1 49
PPA5 1.01 1.08 0.93 1.44 0.88 1.02 1.32 0 96 1 47 0 1 01 1.47’ '
10 8  0 / 9  101 m 1 1 ’ 0 42 1 0? 0 34 '0 b 0  ?7 1 0 / 0P 7 C 0 8 4 .
PPA3 0.35^ 1.03 0.81 0.7 1.01 '  0 0 0 0 0 0.45 ’ 1 03
P“ A? 0 0 0 6
PPA1 ■*02*' 0.43 0.2 0.43 0.2 0 43 0 2 0 43 0 32 0 43
'3pAli m m 0.41 mm 0 11 C ? 0.41 Q i 0.20 0 41
0.97 2.34
P*»B30 0 3'j . - ’ 4 041 0  50 G 74
PPB29 0.25 0.67 0.67 0 7 0.25 0.7 0 26 0 67 0 79 0 33 0 82 0 26 0.54 0 82
PP028 0  25 fife! 117 0 79 1 IP ! 0  79 0 4 2 n  72 i 17
PPB27 0.32 1.55 0.95 1.45 0.64 0 0 0 70 1 55
r !  Or" 0 4 4 2 4 8  1 £2 ? 0 6  0 83 ? 3 4 0 0 " ?4«3
PPB25 0.68 2.01 0.73 2.3 0 96 0 0 0 0.84 2 3
P PB24 1 5 8  * 5 4 1 57 2 31 144 C 0 0 I 108 2 54
PPB23 0.56 1.7 0.82 0 0 0 0 0 0.39 1 7
Pi h  / : * 1 2 1? 1 57 W I 0 h ft G L> U B S ; ..js.str" 2 VI
PPB21 0.62 2.35 1.41 1.81 0.7 2.29 1 13 ' 9S 1 34 0 0 1 24 2 35
f* P 3 » i w 164 0 0 0 iSSUf r ft 0  63
PPB19 1.06 2.02 1.81 2.17 1.72 2.34 - 1 0 0 0 1.22 2 34
w a 101 'i- i l l . - '1 H U ? 3 7 l! (i C 'if# 2 3 /
PPB17 0.97 2.1 1.27 2.94 0.94 2.31 1 65 2 26 1 42 0 0 1.44 2 94
ppa < G9' 1 96 jWi 164 1 51 W I 1 : 74 ", r. r, 1,#1 2 13
PPB15 0.88 2.23 1.51 0.97 1.93 2 38 0 9c 1 a7 0 0 c | 13 2 38
P P B '4 f’ 83 1 4 $ i n !U< l a g 1 ‘51 r' S i#  • S,24
PPB 13 0.84 1.43 0.57 0 0 0 0 0 0 0 32 1 43
P P B '^ 0 7 / h e •31 V?-. 0 « 2 152 * t- f§§gg s’ ft 3 l i i M S i i • 86 im m m
PPB11 0.83 2.65 1.15 2 34 1.48 0 ‘ 0 0 1.06 2 65
- -> ■Hn 1 ! ' W S J • 6 1' 0 ” , • PJ s i i 6b 1 16 2 C ‘.
°PB7 0.77 1.6 0.72 1.98 1 09 0 1.03 • 98
r r B t s C-.>4 4 1 ' ISil € 1 ’ l i e : ■ 1
PPB7 0.54 2.02 0.45 1.03 0.5 2 0 ' 0 4o C 62 0 42 0 0 80 2 02
' ‘ W 0 4'- '  1' : u i. s- 82 117
PPB> 0.44 0.7 0 29 0.91 0J47 ' 0 7C 0 29 ’  15 0 63 i 15
KI’ U ' B B S S U B <1 in- i i  M 0 38 09 O WI (1 ii C 9
PPB3 0.00 0
= M t- 02 t: tv m s s 0.41 ■ ? ft LS 0 86 '  <* f}.31
PPB1 0.2 0.43 0 25 0.41 0.2 0.43 0 25 0 31 0.43
T’’ LP ....... .... f L . ........
0.79 2.94
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Table 4.716-Bit Multiplier Delay Using CMOS1 4:2 Compressors
OUTPUT DELAY (ns) AVERAGE MAX
SUM31 1 ’ 124 usst I 13 035 ' ?>H S f l i f t s.:-; 1.31 m m . 1 IP l . t t  . ‘ 'U S A
Sum30 1.023 1.04 1.56 1.45 1.36 0.85 1.2 1.37 2.21 1 25 1.15 1.27 1.31 2.21
SumSO ■ r 15 !fi? i 8/ ! • « ' 1 16 - si; /  8 c ! < 2i< i -.«(£ '  <
Sum28 0.93 1.26 1.4 0.81 1.42 1.46 0.88 1.07 1.65 1.82 1.84 1.29 0.95 2 48 1.38 2.48
Sum? 7 1 166 J I K 3 1 1 1 r - \ l 1 7 t .1 » 1 78 t.,-3 ’ •■/ 2 48 )4,- e , I'do
Sum26 1.24 1.64 1.56 2.46 0.71 1.76 1.99 1.25 2.46 157 1.63 2.46
Sum25 • 1-' i t * 1.7/ m 2 41 Vita 1 I 'd 1 5*4 -  ■ ' - - ‘ ifM i f -
Sum24 0.94 1.26 2.09 1.59 1.71 1.75 2.1 1.07 1 47 1.06 1.5 1.9 2.04 2 38 1.63 2.38
K-HP23 1-1*1 1 6 / -.Ml I t / 1 7'1 1 9 ? i n :.v. ’ ?t. -SO 131 3.3 53C ie ; , > j t
Sum22 2.35 1.6 1.97 1.7 1.65 1.21 2.02 1.69 1.7 1.64 2.17 2.29 0 1.69 2.35
Sum JI 2 2ii .91 5.1 HffM 19 ‘ 41 ’ -*p Hit 154 £ r -  163 ’ SI */■=:)
Sum20 1.12 2.2 2.33 1.57 2.09 1.86 1.47 1.7 1.97 2 33 2.01 1.69 2.09 1 79 1.87 2.33
ius, ? « .  L i'*  r<i* l£e. • ? - 147 164 101 <75 l l l i l i 185 2 9 5  .
Sum18 2.2 1 44 1.47 1.96 1.76 1.41 1.13 2.27 1.44 1.86 1.53 1.92 2 1.72 2.27
SumlT * 9 r  -8 6 h 2 1/-P 184 , « 1.06 164 180 '■
Sum16 1.389 1.13 1.49 1 74 1.74 1.58 1.87 1.45 1 96 1.84 1.36 1.64 1.68 2.36 2 5 1.70 2.36
Sum lS 1 l b  i 2? 1 93 <01 ?!<> I f S in  236  '403 2 3D HD S iilS I 1 .S3 '
Sum14 1.59 1.35 1.1 1.88 2.04 1.76 1.76 1.64 1.93 2.56 2.01 2.17 2.01 1.83 2.56
fcum13 ‘, m  143 l » s  4 -5 \ . V  196 2 5 1  1 7 ’ 1 /8  137 2 47 1 J | 1-9-3 192 139 7 54
Sum12 1.212 1.23 1.54 2.03 1.8 1.97 1.1 2.17 1.57 2 2.18 1.62 1.65 2.33 1.74 2.33
?um 11 '  101 1 4 ?  2 := m 186 <7 £ i r  0.89 1 34 1 09 IS1 P its
Sum10 1.21 1.32 2.05 1.55 1.98 1.48 1.58 1.96 1.64 0.94 1.55 1.63 2.12 1.62 2.12
Sum s 1.89 125 .1% 1 S1 8 ’ 1 11 1f)4 195 1 23 117 : 15F 1.?3 1 n 163 2 '
Sum8 0.87 0.92 1.69 1.1 1.53 1.35 1.41 0.97 1.02 1.5 1.27 1.55 1.84 1.31 1.84
Suir.7 11> 6k 1 ' v ,  0  7 •■Cb : r i 4 S « a i 1.84 134 ■84
Sum6 1.05 1.52 1 0 83 1.2 1.3 0.81 1.49 0.85 1.04 1.39 1.13 1.52
Sums * V  PBS 1 4*i 0 9 b  ■ .R .1 9  | . ,S  Ofll 146 H U  104 sssm 1 12 '14b
Sum4 0.74 0.7 1.2 1.04 0.6 0.85 1.1 1.04 0.85 0.7 1.22 0.7 0 71 0.88 1.22
Stim3 0 9  o s e •J* 0 81 0 73 ( 88 0 9 , ;18 0 86 (.96
Sum2 0.6 0.49 0.35 0.47 0.3 0.71 0.59 0.49 0.35 0 47 0.3 0.47 0.71
Sunil <*55 OAi 0 49 0 59 0 =  C 11 O r f 0  4 '  0 49 O iP ‘ i 0 50 (, J
Sumo 0.417 0.57 0.42 0.57 0.42 0.57 0.42 0.48 0 57
" 1 M ""SM .
Table 4.816-Bit Multiplier Delay Using PASS2 4:2 Compressors
OUTPUT DELAY (ns) AVERAGE MAX
&UITI31 - i i  10- <44 1 35 1 13  ’ 33 -.36 1 1< ' S ) l\  11.”= c : i j w ' " ‘i . f e  '
Sum30 1.12 1.26 1.2 1.32 1.46 0.89 0.67 1.41 1.41 0 0 0 0.90 1.46
Sum ae 109 2 0 ? ■ ' H I 117 1 1 /  l i f t  U K 1 15 190 «' <3 SUI 1 17
Sum28 1.38 1.55 1.48 1.88 1.11 1.52 1.41 1.21 1.07 1.32 0.99 2 3 1.8 0 1.36 2.3
®un27 IV 184 1 35 18* t ?  U 1  <3? 1.6’ 2 3 0 <3 c 1 07 "
Sum26 0.482 1.82 1 1.83 1 2.03 1.39 1.08 2.27 1.41 1.43 2.27
SumZS -8 5 t ’? 161 p t e '-•?  I <*i / t -  J-. 132 152 2 19 168 <' Mu M 9
Sum24 0.98 1 55 1.45 0.57 1.42 1.41 1.21 1.82 1.78 1 28 1.22 1.88 0 1.18 1.88
Sum23 0412 i / i  ;g y 1.65 1.43 15 1 » -9 5 i l l! 0 0 19? -
Sum 2i 1.66 1.91 1.48 1.96 1.48 1.74 1.09 1 62 1.7 1.84 1.84 1.52 1.74 1.66 1.96
Sum2l 1615 1.9 - c - 1 £ : H i <A4 * ‘16 wm *1E r?i 1 1 '  ?<
Sum20 1.4 1.51 1.7 1.95 1.34 1.65 1.57 1.41 1 <4 1.6 2.11 2.13 0 0 1.39 2.13
Sum19 (S3 - ? 1 A* 1 JL t; 94 19c m 1 .* * 7, 1 SB .« *n
Sum18 0.757 2.09 1.74 1.56 1.86 1 87 1.22 1.69 1.94 1.89 1 47 1 74 0 1.53 2.09
S um l? 1 «‘<2I K • 05 t i e 1 07 H i ?<’ - ^6 64 n ; 168 " ' 1 -'■> 431
Sum16 1.29 1.59 1.72 1.27 1.74 1.4 1.43 1.95 1.01 1.17 1.8 ' 4 1.53 1.83 0 1.41 1.95
Sum15 m 15!) \m !■'HBSSHi 1 6 - I 3 / in 'IM IS! 3 04 tJ§§ "
Sum14 1.26 1.45 1.77 1.71 1.68 0.56 1.04 0.82 2.22 2 82 1.96 1.39 0 1.44 2.82
tu m l3 i)7 ’ 15 -1 1 i ? i <>-; 1 6 f 5- ■33 D u - 1.?? -'
Sum12 1.24 1.75 1.47 1.31 0.85 2.03 2.44 1.02 1.32 2 23 1.13 0 0 0 1.20 2.44
S u m ll SIM! V. 1 *? 14?? ’ !■- -*.■ <&- w IS i * i H f f l U ’ 4? - »1
SumlO 1.21 1.17 1.04 1.64 0.96 2.02 1.5 1.28 1 69 1.18 2 21 1 99 0 1.38 2.21
SurnS .i> : J- I.11 ■ s.- . ■; 10! 140 1 W ‘ > 8’ 1 * IK 1 0 ; ’ ‘j «  '  ' 7 31
Sum8 0.93 1 46 1 59 1.28 1.18 1.56 1.3 1 45 1.63 1.05 1.38 1.27 0 1.24 1.63
St»m7 1 >. * ’ . . 'l.«4 14? IBS <3C ’ .V d 5J m I K -
Sum6 1.05 1.44 1.59 0.82 0 99 153 0.74 0.84 0 0 0 0.82 1.59
Sums ’’ 3" H i HI? 1 I 25 1 •» W # ' 1 m ® < 45 jW f i i i
Sum4 0 75 1.01 0.93 0.56 0.96 0.94 0.96 0 57 1.01 0.E7 C 94 - 0 - "i!oi 0.89 1.01
SurnS . - V  L i 'u . H I 0 i. ; 3.
Sum2 0.6 0.49 0.35 048 0.3 0.71 0 59 0.49 0.35 C 47 0.3 0.47 0.71
Sun* 3SR n.wi K fl# .’-V* t
8
0 1 ) IB M i 61 ( , : ' J
SumO 0.42 0.57 0.42 Q.57 0.42 0.57 0.42 0.48 0 57
* 22 ? 8 ?
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Table 4.8 presents a summary of the power associated with both of these multipliers per 
transition, average and worst case power delay products, average and worst case delays 
and percent savings.
Table 4.9 Summarized Simulation Results
CMOS1 PASS2 % Savings
Com plete
Multiplier
Power (W) 8.79E-03 4.44E-03 49.45
Average Delay (qs) 1.45 1.22 15.86
Max Delay (qs) 2.62 2.82 -7.63
Average PDP (qs*W) 1.27E-02 5.42E-03 57.47
Max PDP (qs*W) 2.30E-02 1.25E-02 45.59
Reduction
Tree
Average Delay (qs) 0.97 0.88 9.28
Max Delay (qs) 1.93 2.94 -52.33
4.6 Hardware Testing
The fabricated chip was remotely tested. The test equipment was physically located at the 
Canadian Microelectronics Corporation (CMC) test facility at Queens University in 
Kingston Ontario. Testing was carried out through a secure shell connection using IMS 
Screens software displaying to a workstation in the University of Windsor RCIM lab.
With this multiplier chip, tests regarding speed and power are not feasible due to the large 
power and delay overhead associated with the I/O circuitry. This overhead being the added 
multiplexers and shift registers needed in order to reduce the amount of I/O circuitry so 
that realestate limitations could be met. For this reason, tests were only performed with 
regards to functionality.
4.6.1 Test Code
The IMS Screens test environment requires test conditions to be inputted in the following 
form:
“input vector” “clock condition” “expected output”
10000 1 00000000
M ultiplier Design and Test Hardware Testing
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The first two bits of the input vector are control bits for the 4:1 output multiplexers 
selecting which of the most significant, second most significant, second least significant 
and least significant bits of the 32-bit product to output. The third bit is the advance signal 
which tells the circuit when all of the sixteen multipliers and multiplicand bits have been 
serially inputted and multiplication may begin. The last two bits are the actual serially 
inputted multiplier and multiplicand bits. The clock condition bit selects the transition at 
which the input vector is to be applied. A clock condition “1” means a transition from low 
to high. Finally, the expected output bits provide the tester with a base to compare the 
actual outputs.
4.6.2 Test Results
Test of the digital multiplier provided unexpected results. 4 chips were returned from 
fabrication and they all yielded slightly different outputs. Unfortunately none of these 
chips provided the correct expected results. IMS Screens test code and an example of 
output data is included in Appendix C. A selection of results for two of the tested chips are 
included in Appendix D.
Because the multiplier simulated flawlessly prior to fabrication, it is believed that the error 
lies in the added input and output circuitry required to fabricate the multiplier with a 
reduced number of pins. It is most likely that the added overhead in terms of 
interconnection complexity and delay as a result of this added I/O circuitry causes some 
undetermined states within the circuit. This may explain why each chip seems to provide 
slightly different results.
Because of this added I/O circuitry, it is impossible to conclude at this point that there is 
indeed a flaw in the multiplier itself. Again, considering the positive results obtained 
through simulation, it is the strong belief that the error lies in the I/O circuitry and does not 
reflect on the functionality of the multiplier architecture or the new compressor cells.
M ultiplier Design and Test Hardware Testing




5.1 Summary of Contributions
The purpose of this study has been to explore digital multiplication 
at the circuit level focussing on the sub-arithmetic cells utilized in 
partial product reduction. This has led to several contributions in 
the areas of low-power circuit design and test as well as digital 
multiplication architecture.
5.1.1 Simulation and Test
Up to this point, no technique for measuring power dissipation in 
pass-logic circuits has taken into account the fact that some of the 
current drawn by these circuits is, as the name implies, passed 
through to the following circuitry. This leads to inaccurate results 
reflecting not only the power dissipated by the circuit under study 
but also that of the circuits to which it outputs. Results of this nature 
may not be fairly compared to results derived the same way from 
circuits using other logic styles such as standard CMOS which does 
not pass any signals. Within this work, a more robust standard 
method of measuring power dissipation has been suggested and 
implemented. This method may be used for test of both standard 
CMOS as well as pass-logic circuits without any discrepancies.
Conclusions Summary o f  Contributions
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5.1.2 Circuit Design and Layout 
(3,2) Counters
An overview of selected (3,2) counter circuitries has been presented which includes a 
proper power comparison using the new proposed methodology. From these results, an 
optimal configuration for the (3,2) counter has been established. An analysis of the 
limitations of 10-transistor (3,2) counters has provided some insight as to why these cells 
are not suitable for traditional applications.
4:2 Compressors
Several 4:2 compressors have been studied and the HSPICE simulation results based on a 
proposed power measurement methodology have been provided. The summarized results 
facilitate the selection of a compressor style based on a specific application in terms of 
speed, power, and size requirements.
Digital Multipliers
Two low-power 16-bit digital multipliers using both a standard CMOS and a new low- 
power 4:2 compressor cell have been constructed implementing a recently devised 
compressor layout methodology for the first time to date. Simulation at the hardware level 
has provided much needed validation for this methodology. Furthermore, delay and power 
comparisons have shown the superiority of the new compressor cell over the current 
standard.
5.2 Conclusions
For high speed circuitry, where delay is the key driver, the standard CMOS cell (CMOS1) 
outperforms all other logic styles. Although these findings may appear to contradict the 
beliefs of many pass-logic supporters, this result is intuitive when we consider the fact that 
the technology used is optimized for CMOS logic. Pass-transistor logic is recommended
Conclusions Conclusions
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only where size and power are of importance. Furthermore, it has been observed through 
this unbiased analysis that the best overall compressor in terms of power dissipation, delay 
(worst case and average), power-delay product and size is the 30 transistor PASS2 
configuration. Table 5.1 summarizes the recommended 4:2 compressors for applications 
based on overall performance metrics.
Table 5.14:2 Compressor Recommendations in Terms of System Requirements
DELAY fiV.f.1) . DELAY (A VO) POWER SIZE
DELAY OY V) CMOS1 CMOS1 PASS2 PASS2
DELAY lAVili CMOS1 CMOS1 PASS2 PASS2
POWKK PASS2 PASS2 TGATE PASS2
SIZE PASS2 PASS2 PASS2 PASS V2
Conclusions Conclusions
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Appendix A
Verilog Code
A .l 16xl6-bit Multiplier
T h e  F o l l o w i n g  i s  c o d e  f o r  a  1 6 - b i t  m u l t i p l i e r  o u t p u t t i n g  t w o  f i n a l  p a r t i a l  
p r o d u c t s  t o  b e  a d d e d  u s i n g  t h e  3 2 - b i t  2 - s t a g e  C L A  A D D 3 2
m o d u l e  M A I N  ( A , B , O U T A , O U T B ) ;
i n p u t  [ 1 5 : 0 ]  A ;
i n p u t  [ 1 5 : 0 ]  B ;
o u t p u t  [ 3  0 : 0 ]  O U T A ;
o u t p u t  [ 3  0 : 0 ]  O U T B ;
/ /  I n i t i a l  p a r t i a l  p r o d u c t s  
w i r e
P P A 0 , P P A 1 , P P A 2 , P P A 3 , P P A 4 , P P A 5 , P P A 6 , P P A 7 , P P A 8 , P P A 9 , P P A 1 0 , P P A 1 1 , P P A 1 2 , P P A 1 3 , 
P P A 1 4 , P P A 1 5 , P P A 1 6 , P P A 1 7 , P P A 1 8 , P P A 1 9 , P P A 2  0 , P P A 2 1 , P P A 2 2 , P P A 2 3 , P P A 2 4 , P P A 2 5 , P P A 2 6 ,  
P P A 2 7 , P P A 2 8 , P P A 2 9 , P P A 3 0 ;  
w i r e
P P B 1 , P P B 2 , P P B 3 , P P B 4 , P P B 5 , P P B 6  , P P B 7 , P P B 8 , P P B 9 , P P B 1 0 , P P B 1 1 , P P B 1 2 , P P B 1 3 ,
P P B 1 4 , P P B 1 5 , P P B 1 6 , P P B 1 7 , P P B 1 8 , P P B 1 9 , P P B 2 0 , P P B 2 1 , P P B 2 2 , P P B 2 3 , P P B 2 4 , P P B 2 5 , P P B 2 6 , 
P P B 2 7 , P P B 2  8 , P P B 2  9 ;  
w i r e
P P C 2 , P P C 3 , P P C 4  , P P C 5 , P P C 6  , P P C 7  , P P C 8 , P P C 9 , P P C 1 0 , P P C 1 1 , P P C 1 2 , P P C 1 3 ,
P P C 1 4 , P P C 1 5 , P P C 1 6 , P P C 1 7 , P P C 1 8  , P P C 1 9 , P P C 2 0 , P P C 2 1 , P P C 2 2  , P P C 2 3  , P P C 2 4 , P P C 2 5 , P P C 2 6 ,  
P P C 2 7 , P P C 2 8 ; 
w i r e
P P D 3 , P P D 4 , P P D 5 , P P D 6 , P P D 7 ,  P P D 8 ,  P P D 9 , P P D 1 0 , P P D 1 1 , P P D 1 2 , P P D 1 3 ,
P P D 1 4 , P P D 1 5 , P P D 1 6 , P P D 1 7 , P P D 1 8  , P P D 1 9 , P P D 2  0 , P P D 2 1 , P P D 2 2 , P P D 2 3  , P P D 2  4 , P P D 2  5 , P P D 2 6 , 
P P D 2 7 ;  
w i r e
P P E 4 , P P E 5 , P P E 6 ,  P P E 7 , P P E 8 ,  P P E 9 ,  P P E 1 0 , P P E 1 1 , P P E 1 2 , P P E 1 3 ,
P P E 1 4 , P P E 1 5 , P P E 1 6 , P P E 1 7 , P P E 1 8 , P P E 1 9 , P P E 2  0 , P P E 2 1 , P P E 2 2 , P P E 2 3 , P P E 2 4 , P P E 2 5 , P P E 2 6 ;
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w i r e
P P F 5 , P P F 6 , P P F 7 , P P F 8 , P P F 9 , P P F 1 0 , P P F 1 1 , P P F 1 2 , P P F 1 3  , P P F 1 4  , P P F 1 5 , P P F 1 6 , P P F 1 7 , P P F 1 8 , P
P F 1 9 , P P F 2 0 , P P F 2 1 , P P F 2 2 , P P F 2 3 , P P F 2 4 , P P F 2 5 ; 
w i r e
P P G 6 , P P G 7 , P P G 8 , P P G 9 , P P G 1 0 , P P G 1 1 , P P G 1 2 , P P G 1 3 , P P G 1 4  , P P G 1 5  , P P G 1 6 , P P G 1 7 , P P G 1 8 , P P G 1 9 ,
P P G 2 0 , P P G 2 1 , P P G 2 2 , P P G 2 3 , P P G 2 4 ;  
w i r e
P P H 7 , P P H 8 , P P H 9 , P P H 1 0 , P P H 1 1 , P P H 1 2 , P P H 1 3 , P P H 1 4 , P P H 1 5 , P P H 1 6 , P P H 1 7 , P P H 1 8 , P P H 1 9 , P P H 2  0
, P P H 2 1 , P P H 2 2 , P P H 2  3 ;  
w i r e
P P I 8 , P P I 9 , P P I 1 0 ( P P I 1 1 , P P I 1 2 , P P I 1 3 , P P I 1 4 , P P I 1 5 , P P I 1 6 ,  P P I 1 7 ,  P P I 1 8 ,  P P I 1 9 , P P I 2  0 ,
P P I 2 1 , P P I 2 2 ; 
w i r e
P P J 9 , P P J 1 0 , P P J 1 1 , P P J 1 2 , P P J 1 3 , P P J 1 4 , P P J 1 5 , P P J 1 6 , P P J 1 7 , P P J 1 8  , P P J 1 9 , P P J 2 0 , P P J 2 1 ; 
w i r e
P P K 1 0 , P P K X 1 , P P K 1 2 , P P K 1 3 , P P K 1 4 , P P K 1 5 , P P K 1 6 , P P K 1 7 , P P K 1 8  , P P K 1 9  , P P K 2 0 ;  
w i r e
P P L 1 1 , P P L 1 2 , P P L 1 3 , P P L 1 4 , P P L 1 5 , P P L 1 6 , P P L 1 7 , P P L 1 8 , P P L 1 9 ; 
w i r e
P P M 1 2 , P P M 1 3 , P P M 1 4 , P P M 1 5 , P P M 1 6 , P P M 1 7 , P P M 1 8 ; 
w i r e
P P N 1 3 , P P N 1 4 , P P N 1 5 , P P N 1 6 , P P N 1 7 ; 
w i r e
P P 0 1 4 , P P 0 1 5 , P P 0 1 6 ; 
w i r e
P P P 1 5 ;
/ /  D e f i n e  GROUND a n d  s e t  t o  z e r o
w i r e  G R O U ND ;
a s s i g n  GR OUND = 1 ' b O ;
a s s i g n O U T A [ 0 ] = P P A O ;
a s s i g n O U T A [ 1 ] = P P A 1 ;
a s s i g n O U T A [ 3 0 ] = P P A 3  0 ;
a s s i g n O U T B [ 0 ] =  G R O U N D ;
a s s i g n O U T B [ 1 ] = P P B 1 ;
a s s i g n O U T B [ 2 ] =  P P C 2 ;
a s s i g n O U T B [ 3 0 ] = GROUND
/ /  G e n e r a t i n g  i n i t i a l  p a r t i a l  p r o d u c t s
A N D G AT E a n d A O  ( P P A O , A [ 0 ]  , B  [ 0 ]  ) 
A N D G AT E a n d A l  ( P P A 1 , A [ 0 ]  , B  [ 1 ]  ) 
A ND G A T E a n d A 2  ( P P A 2 , A [ 0 ] , B [ 2 ] )  
A ND G A T E a n d A 3  ( P P A 3 , A [ 0 ] , B [ 3 ] )  
A N D G AT E a n d A 4  ( P P A 4 , A [ 0 ] , B [ 4 ] )  
A N D G AT E a n d A 5  ( P P A 5 , A  [ 0 ] , B [ 5 ] )  
A N D G AT E a n d A 6  ( P P A 6 , A [ 0 ] , B [ 6 ] )  
A N DG AT E a n d A 7  ( P P A 7 , A [ 0 ] , B [ 7 ] )  
A ND G AT E  a n d A 8  ( P P A 8 , A [ 0 ] , B [ 8 ] )  
A N DGAT E  a n d A 9  ( P P A 9 , A  [ 0 ] , B [ 9 ]  
A N DGAT E  a n d A l 0  ( P P A 1 0 , A [ 0 ] , B [ 1 0 ] )
A N DGAT E  a n d A l l  ( P P A 1 1 , A [ 0 ]  , B [ 1 1 ]  ) 
A N DGAT E  a n d A 1 2  ( P P A 1 2 , A [ 0 ]  , B  [ 1 2 ] )  
ANDGAT E a n d A 1 3  ( P P A 1 3 , A [ 0 ]  , B  [ 1 3 ] )
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A N D G A T E a n d A 1 4 ( P P A 1 4 A [ 0 ]  , B [ 1 4 ]  ) ;
A N D G A T E a n d A l 5 ( P P A 1 5 A [ 0 ]  , B [ 1 5 ]  ) ;
A N D G A T E a n d A 1 6 ( P P A 1 6 A [ 1 ]  , B [ 1 5 ]  ) ;
A N D G A T E a n d A l 7 ( P P A 1 7 A [ 2 ]  , B  [ 1 5 ]  ) ;
A N D G A T E a n d A l 8 ( P P A 1 8 A  [ 3 ]  , B [ 1 5 ]  ) ;
A N D G A T E a n d A l 9 ( P P A 1 9 A [ 4 ]  , B  [ 1 5 ]  ) ;
A N D G A T E a n d A 2 0 ( P P A 2 0 A [ 5 ]  , B [ 1 5 ]  ) ;
A N D G A T E a n d A 2 1 ( P P A 2 1 A  [ 6 ]  , B [ 1 5 ]  )
A N D G A T E a n d A 2 2 ( P P A 2 2 A [ 7 ]  , B [ 1 5 ] )  ;
A ND G A T E a n d A 2 3 ( P P A 2 3 A [ 8 ]  , B [ 1 5 ]  ) ;
A ND G A T E a n d A 2 4 ( P P A 2 4 A [ 9 ]  , B [ 1 5 ]  ) ;
A ND G A T E a n d A 2 5 ( P P A 2 5 A [ 1 0 ]  , B  [ 1 5 ]  )
A ND G A T E a n d A 2 6 ( P P A 2 6 A [ 1 1 ] , B [ 1 5 ] )
A ND G A T E a n d A 2 7 ( P P A 2 7 A [ 1 2 ]  , B  [ 1 5 ]  )
A N DG AT E a n d A 2  8 ( P P A 2 8 A [ 1 3 ]  , B  [ 1 5 ]  )
A N DG AT E a n d A 2  9 ( P P A 2  9 A [ 1 4 ]  , B  [ 1 5 ]  )
A N DG AT E a n d A 3 0 ( P P A 3 0 A [ 1 5 ] , B [ 1 5 ] )
A N DG A T E a n d B l ( P P B 1 , A 1 ]  , B [ 0 ]  )
A N DG A T E a n d B 2 ( P P B 2 , A 1 ]  , B [ 1 ]  )
AN D G AT E a n d B 3 ( P P B 3 , A 1 ]  , B [ 2  ] )
A ND G A T E a n d B 4 ( P P B 4 , A 1 ]  , B [ 3 ]  )
A ND G A T E a n d B 5 ( P P B 5 , A 1 ]  , B [ 4 ]  )
A ND G A T E a n d B 6 ( P P B 6 , A 1 ]  , B [ 5 ]  )
A ND G A T E a n d B 7 ( P P B 7 , A 1 ]  , B [ 6 ]  )
A ND G A T E a n d B 8 ( P P B 8 , A 1 ]  , B [ 7 ]  )
A ND G A T E a n d B 9 ( P P B 9 , A 1 ]  , B [ 8 ]  )
A ND G A T E a n d B l O ( P P B 1 0 A [ 1 ]  , B [ 9 ]  ) ;
A ND G A T E a n d B l l ( P P B 1 1 A [ 1 ]  , B [ 1 0 ]  ) ;
A ND G A T E a n d B 1 2 ( P P B 1 2 A [ 1 ]  , B [ 1 1 ]  )
A N D GA T E a n d B l 3 {P P B 1 3 A l l ] , B [ 1 2 ]  ) ;
A N DG AT E a n d B l 4 ( P P B 1 4 A [ 1  ] , B [ 1 3 ]  ) ;
. ANDGATE a n d B l 5 ( P P B 1 5 A [ 1 ]  , B [ 1 4 ]  ) ;
A ND G A T E a n d B l 6 ( P P B 1 6 A  [ 2  ] , B [ 1 4 ]  ) ;
A ND G A T E a n d B l 7 ( P P B 1 7 A  [ 3 ]  , B [ 1 4 ]  )
A ND G A T E a n d B l 8 ( P P B 1 8 A [ 4 ]  , B  [ 1 4 ]  ) ;
A ND G A T E a n d B l 9 ( P P B 1 9 A [ 5 ]  , B  [ 1 4 ]  ) ;
A ND G A T E a n d B 2  0 ( P P B 2 0 A  [ 6  ] , B [ 1 4  ] ) ;
A N D G AT E a n d B 2 1 ( P P B 2 1 A [ 7  ] , B [ 1 4 ]  ) ;
A N D G AT E a n d B 2 2 ( P P B 2 2 A [ 8 ]  , B [ 1 4 ]  ) ;
A ND G A T E a n d B 2 3 ( P P B 2  3 A [ 9 ]  , B  [ 1 4 ]  ) ;
A N DG AT E a n d B 2 4 ( P P B 2 4 A [ 1 0 ]  , B [ 1 4 ]  )
A ND G AT E a n d B 2 5 ( P P B 2  5 A [ 1 1 ]  , B [ 1 4 ]  )
A ND G AT E a n d B 2 6 ( P P B 2  6 A [ 1 2 ]  , B  [ 1 4 ]  )
A ND G AT E a n d B 2  7 ( P P B 2  7 A [ 1 3 ]  , B  [ 1 4 ]  )
AN D G AT E a n d B 2 8 ( P P B 2  8 A [ 1 4 ]  , B [ 1 4 ]  )
AN D G AT E a n d B 2  9 ( P P B 2  9 A [ 1 5 ]  , B  [ 1 4 ]  )
AN D G AT E a n d C l ( P P C 2 , A 2 ]  , B  [ 0 ]  )
AN D G AT E a n d C 2 P P C 3 , A 2 ]  , B [ 1 ]  )
AN D G AT E a n d C 3 ( P P C 4 , A 2 ]  , B [ 2 ]  )
AN D G AT E a n d C 4 P P C 5 , A 2 ]  , B [ 3 ]  )
A N D G AT E a n d C 5 P P C 6 , A 2 ]  , B [ 4  ] }
A N D G AT E a n d C 6 ( P P C 7 , A 2 ]  , B [ 5 ]  )
A N D G AT E a n d C 7 ( P P C 8 , A 2 ]  , B [ 6 ]  )
A N D G AT E a n d C 8 ( P P C 9 , A 2 ]  , B [ 7 ]  )
A N DGAT E a n d C 9 P P C 1 0 , A  [ 2 ]  , B  [ 8 ]  ) ;
A N DGAT E a n d c i o ( P P C 1 1 , A [ 2 ]  , B [ 9 ] ) ;
A ND G AT E a n d C l l ( P P C 1 2 , A [ 2 ]  , B [ 1 0 ]  ) ;
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A N D G A T E  a n d C 1 2  
A N D G A T E  a n d C 1 3  
A N D G A T E  a n d C 1 4  
A N D G A T E  a n d C 1 5  
A N D G A T E  a n d C 1 6  
A N D G A T E  a n d C 1 7  
A N D G A T E  a n d C 1 8  
A N D G A T E  a n d C 1 9  
A N D G A T E  a n d C 2 0  
A N D G A T E  a n d C 2 1  
A N D G A T E  a n d C 2 2  
A N D G A T E  a n d C 2  3 
A N D G A T E  a n d C 2 4  
A N D G A T E  a n d C 2 5  
A N D G A T E  a n d C 2 6  
A N D G A T E  a n d C 2 7
A N D G A T E  a n d D l  
A N D G A T E  a n d D 2  
A ND G A T E  a n d D 3  
A ND G A T E  a n d D 4  
A ND G A T E  a n d D 5  
A ND G A T E  a n d D 6  
A ND G A T E  a n d D 7  
A ND G A T E  a n d D 8  
A ND G A T E  a n d D 9  
A N DG AT E a n d D I O  
A N DG A T E  a n d D l 1 
A N DG A T E  a n d D l 2 
A N DG A T E  a n d D l 3 
AN D G AT E a n d D l 4 
AN D G AT E a n d D l 5 
AN D G AT E a n d D l 6 
AN D G AT E a n d D l 7  
A ND G A T E a n d D l 8 
AN D G AT E a n d D l 9 
A ND G A T E a n d D 2  0 
A ND G A T E a n d D 2 1  
A ND G A T E a n d D 2 2  
A N D G AT E a n d D 2 3  
A N D G AT E a n d D 2 4  
A N D G AT E a n d D 2 5
( P P C 1 3 , A t 2 ]  , B [ 1 1 ] )  ; 
( P P C 1 4 , A [ 2 ] ,  B [ 1 2 ] ) ;  
( P P C 1 5 , A [ 2 ]  , B  [ 1 3 ] )  ; 
( P P C 1 6 , A [ 3 ]  , B [ 1 3 ]  ) ; 
( P P C 1 7 , A [ 4 ]  , B  [ 1 3 ]  ) ; 
( P P C 1 8 , A [ 5 ] , B [ 1 3 ] ) ;  
{P P C 1 9 , A [ 6 ]  , B [ 1 3 ] )  ; 
( P P C 2  0  , A  [ 7 ]  , B [ 1 3 ]  ) ; 
( P P C 2 1 ,  A  [ 8 ]  , B [ 1 3 ]  ) ; 
( P P C 2 2 , A  [ 9 ]  , B [ 1 3 ] )  ; 
( P P C 2  3 , A  [ 1 0 ]  , B [ 1 3 ]  ) 
( P P C 2 4 , A  [ 1 1 ]  , B  [ 1 3 ]  ) 
( P P C 2 5 , A [ 1 2 ]  , B  [ 1 3 ]  ) 
( P P C 2 6 , A [ 1 3 ]  , B  [ 1 3 ]  ) 
( P P C 2 7 , A [ 1 4 ]  , B [ 1 3 ]  ) 
( P P C 2  8 , A [ 1 5 ]  , B  [ 1 3 ] )
( P P D 3 , A  [3  ] , B [ 0 ] ) ;
( P P D 4 , A [ 3 ]  , B [ 1 ]  ) ; 
( P P D 5 , A [ 3 ]  , B [ 2 ]  ) ;
( P P D 6 , A [ 3 ]  , B [ 3 ]  ) ;
( P P D 7 , A [ 3 ]  , B  [ 4 ]  ) ; 
( P P D 8 , A [ 3 ]  , B [ 5 ]  ) ;
( P P D 9 , A  [ 3  ] , B  [ 6 ]  ) ;
( P P D 1 0 , A [ 3 ]  , B  [ 7 ]  ) ;
( P P D 1 1 , A [ 3 ]  , B  [ 8 ]  ) ;
( P P D 1 2 , A [ 3 ]  , B  [ 9 ]  ) ;
( P P D 1 3 , A [ 3 ]  , B [ 1 0 ]  ) ; 
( P P D 1 4 , A [ 3 ]  , B [ 1 1 ] )  ; 
( P P D 1 5 , A [ 3 ] , B [ 1 2 ] ) ;  
( P P D 1 6 , A [ 4 ]  , B  [ 1 2 ]  ) ; 
( P P D 1 7 , A [ 5 ] , B [ 1 2 ] ) ;  
( P P D 1 8 , A [ 6 ] , B [ 1 2 ] ) ;  
( P P D 1 9 , A [ 7 ]  , B  [ 1 2 ]  ) ; 
( P P D 2  0 , A [ 8 ]  , B [ 1 2 ] )  ; 
( P P D 2 1 , A [ 9 ]  , B  [ 1 2 ] )  ; 
( P P D 2 2 , A [ 1 0 ]  , B  [ 1 2 ]  )
( P P D 2 3 , A [ 1 1 ]  , B [ 1 2 ]  )
( P P D 2 4 , A [ 1 2 ]  , B [ 1 2 ]  )
( P P D 2  5 , A [ 1 3 ]  , B  [ 1 2 ]  )
( P P D 2 6  , A  [ 1 4  ] , B  [ 1 2 ]  )
( P P D 2 7 ,  A  [ 1 5 ]  , B  [ 1 2 ]  )
AN D G AT E a n d E l  ( P P E 4 , A [ 4 ] , B [ 0 ] ) ;  
AN D G AT E a n d E 2  ( P P E 5 , A [ 4 ] , B [ 1 ] ) ;  
AN DGAT E  a n d E 3  ( P P E 6 , A [ 4 ] , B [ 2 ] ) ;  
A N DGAT E  a n d E 4  ( P P E 7 , A [ 4 ] , B [ 3 ] ) ;  
A N DGAT E  a n d E 5  ( P P E 8 , A  [ 4 ]  , B [ 4 ]  ) ; 
A ND G AT E  a n d E 6 ( P P E 9 , A [ 4 ] , B [ 5 ] ) ;  
A ND G AT E  a n d E 7  ( P P E 1 0 , A [ 4 ]  , B [ 6 ]  ) ; 
A ND G AT E  a n d E 8 ( P P E 1 1 , A [ 4 ]  , B  [ 7 ]  ) ; 
A N DGAT E  a n d E 9 ( P P E 1 2 , A [ 4 ]  , B  [ 8 ]  ) ; 
A N DGAT E  a n d E 1 0  ( P P E 1 3 , A [ 4 ]  , B  [ 9 ]  ) ; 
A N DGAT E  a n d E l l  ( P P E 1 4 , A [ 4 ]  , B  [ 1 0 ] )  
AN D G AT E a n d E 1 2  ( P P E 1 5 , A [ 4 ]  , B [ 1 1 ] )  
AN D G AT E a n d E 1 3  ( P P E 1 6 , A [ 5 ]  , B [ 1 1 ] )  
AN DGAT E  a n d E 1 4  ( P P E 1 7 , A [ 6 ]  , B [ 1 1 ]  ) 
AN DGAT E  a n d E 1 5  ( P P E 1 8 , A [ 7 ] , B [ 1 1 ] )  
ANDGAT E a n d E 1 6  ( P P E 1 9 , A [ 8 ]  , B [ 1 1 ] )
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A N D G A T E  a n d E 1 7  ( P P E 2 0 , A [ 9 ] , B [ 1 1 ] ) ;  
A N D G A T E  a n d E 1 8  ( P P E 2 1 , A [ 1 0 ]  , B  [ 1 1 ] )  
A N D G A T E  a n d E 1 9  ( P P E 2 2 , A [ 1 1 ]  , B  [ 1 1 ] )  
A N D G A T E  a n d E 2 0  ( P P E 2 3 , A [ 1 2 ]  , B  [ 1 1 ] )  
A N D G A T E  a n d E 2 1  ( P P E 2 4 , A [ 1 3 ]  , B  [ 1 1 ]  ) 
A N D G A T E  a n d E 2 2  ( P P E 2 5 , A [ 1 4 ] , B [ 1 1 ] )  
A N D G A T E  a n d E 2 3  ( P P E 2 6 , A [ 1 5 ]  , B  [ 1 1 ] )
A N D G A T E  a n d F l  ( P P F 5 , A [ 5 ] , B [ 0 ] ) ;  
A N D G A T E  a n d F 2  ( P P F 6 , A [ 5 ]  , B [ 1 ]  ) ; 
A N D G A T E  a n d F 3  ( P P F 7 , A [ 5 ] , B [ 2 ] ) ;  
A N D G A T E  a n d F 4  ( P P F 8 , A [ 5 ] , B [ 3 ] ) ;  
A N D G A T E  a n d F 5  ( P P F 9 , A [ 5 ]  , B [ 4 ]  ) ; 
A N D G A T E  a n d F 6  ( P P F 1 0 , A [ 5 ]  , B [ 5 ] )  ; 
A N D G A T E  a n d F 7  ( P P F 1 1 , A [ 5 ] , B [ 6 ] ) ;  
A N D G A T E  a n d F 8 ( P P F 1 2 , A [ 5 ]  , B [ 7 ] )  ; 
A N D G A T E  a n d F 9  ( P P F 1 3 , A [ 5 ] , B [ 8 ] ) ;  
A N D G A T E  a n d F 1 0  ( P P F 1 4 , A [ 5 ] , B [ 9 ] ) ;  
A N D G A T E  a n d F 1 1  ( P P F 1 5 , A [ 5 ]  , B [ 1 0 ] )  ; 
A N D G A T E  a n d F 1 2  ( P P F 1 6 , A [ 6 ]  , B [ 1 0 ] )  ; 
A N D G A T E  a n d F 1 3  ( P P F 1 7 , A [ 7 ]  , B [ 1 0 ]  ) ; 
A N D G A T E  a n d F 1 4  ( P P F 1 8 , A [ 8 ]  , B [ 1 0 ] )  ; 
A N D G A T E  a n d F 1 5  ( P P F 1 9 , A [ 9 ]  , B [ 1 0 ]  ) ; 
A N D G A T E  a n d F 1 6  ( P P F 2 0 , A [ 1 0 ] , B [ 1 0 ] )  
A N D G A T E  a n d F 1 7  ( P P F 2 1 , A [ 1 1 ] , B [ 1 0 ] )  
A N D G A T E  a n d F 1 8  ( P P F 2 2 , A [ 1 2 ]  , B  [ 1 0 ] )  
A N D G A T E  a n d F 1 9  ( P P F 2 3 , A [ 1 3 ] , B [ 1 0 ] )  
A N D G A T E  a n d F 2 0  ( P P F 2 4 , A [ 1 4 ]  , B [ 1 0 ]  ) 
A N D G A T E  a n d F 2 1  ( P P F 2 5 , A [ 1 5 ]  , B [ 1 0 ] )
A N D G A T E  a n d G l  ( P P G 6 , A [ 6 ] , B [ 0 ] ) ;  
A N D G A T E  a n d G 2  ( P P G 7 , A [ 6 ]  , B [ 1 ]  ) ; 
A N D G A T E  a n d G 3  ( P P G 8 , A [ 6 ]  , B [ 2 ]  ) ; 
A N D G A T E  a n d G 4  ( P P G 9 , A [ 6 ]  , B  [ 3 ]  ) ; 
A N D G A T E  a n d G 5  ( P P G 1 0 , A [ 6 ]  , B [ 4 ] )  ; 
A N D G A T E  a n d G 6  ( P P G 1 1 , A [ 6 ] , B [ 5 ] ) ;  
A N D G A T E  a n d G 7  ( P P G 1 2 , A [ 6 ]  , B  [ 6 ] )  ; 
A N D G A T E  a n d G 8  ( P P G 1 3 , A [ 6 ] , B [ 7 ] ) ;  
A N D G A T E  a n d G 9  ( P P G 1 4 , A [ 6 ]  , B  [ 8 ] )  ; 
A N D G A T E  a n d G l 0 ( P P G 1 5 , A [ 6 ]  , B  [ 9 ]  ) ; 
A N D G A T E  a n d G l l  ( P P G 1 6 , A [ 7 ]  , B [ 9 ]  ) ; 
A N D G A T E  a n d G l 2  ( P P G 1 7 , A [ 8 ]  , B  [ 9 ]  ) ; 
A N D G A T E  a n d G l 3 ( P P G 1 8 , A [ 9 ]  , B  [ 9 ]  ) ;
A N D G A T E  a n d G 1 4  ( P P G 1 9 , A [ 1 0 ]  , B [ 9 ]  ) ; 
A N D G A T E  a n d G 1 5  ( P P G 2 0 , A [ 1 1 ]  , B [ 9 ] )  ; 
A N D G A T E  a n d G 1 6  ( P P G 2 1 , A [ 1 2 ]  , B  [ 9 ] )  ; 
A N D G A T E  a n d G 1 7  ( P P G 2 2 , A  [ 1 3 ]  , B [ 9 ] )  ; 
A N D G A T E  a n d G 1 8  ( P P G 2 3 , A [ 1 4 ]  , B  [ 9 ]  ) ; 
A N D G A T E  a n d G l 9 ( P P G 2 4 , A [ 1 5 ]  , B  [ 9 ]  ) ;
A N D GA T E a n d H l {P P H 7 , A [ 7 ]  , B [ 0 ]  ) ;
A ND G A T E a n d H 2 ( P P H 8 , A [ 7 ] , B  [ 1 ]  ) ;
A ND G A T E a n d H 3 ( P P H 9 , A [ 7 ] , B [ 2 ]  ) ;
A ND G A T E a n d H 4 ( P P H 1 0 , A [ 7 ] , B  [ 3  ] )
A N D GA T E a n d H 5 ( P P H 1 1 , A [ 7 ] < B  [ 4  ] )
A ND G A T E a n d H 6 ( P P H 1 2 , A [ 7 ] , B [ 5 ]  )
A ND G A T E a n d H 7 ( P P H 1 3 , A  [ 7 ] , B  [ 6  ] )
A ND G A T E a n d H 8 ( P P H 1 4 , A [ 7 ] / B [ 7 ]  )
A N D G AT E a n d H 9 ( P P H 1 5 , A [ 7 ] , B  [ 8 ]  )
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A N D G A T E  a n d H I O  
A N D G A T E  a n d H l l  
A N D G A T E  a n d H 1 2  
A N D G A T E  a n d H 1 3  
A N D G A T E  a n d H 1 4  
A N D G A T E  a n d H 1 5  
A N D G A T E  a n d H 1 6  
A N D G A T E  a n d H 1 7
( P P H 1 6 , A [ 8 ] , B [ 8 ]  ) ; 
( P P H 1 7 , A  [ 9 ] , B  [ 8 ]  ) ; 
( P P H 1 8 , A [ 1 0 ]  , B  [ 8 ]  ) 
( P P H 1 9 , A [ 1 1 ]  , B  [ 8 ]  ) 
( P P H 2 0 , A [ 1 2 ]  , B [ 8 ] )  
( P P H 2 1 , A [ 1 3 ]  , B  [ 8 ] )  
( P P H 2 2 , A  [ 1 4 ]  , B  [ 8 ] )  
( P P H 2 3 , A [ 1 5 ]  , B  [ 8 ] )
A N D G A T E  a n d l l  ( P P I 8 , A [ 8 ] , B [ 0 ] ) ;  
A N D G A T E  a n d l 2  ( P P I 9 , A  [ 8 ]  , B [ 1 ]  ) ; 
A N D G A T E  a n d l 3 ( P P I 1 0 , A [ 8 ]  , B [ 2 ] )  ; 
A N D G A T E  a n d l 4  ( P P I 1 1 , A [ 8 ]  , B  [ 3 ] )  ; 
A N D G A T E  a n d l 5  ( P P I 1 2 , A [ 8 ]  , B [ 4 ] )  ; 
A N D G A T E  a n d I 6  ( P P I 1 3 , A  [ 8 ]  ,  B  [ 5 ]  ) ; 
A N D G A T E  a n d l 7  ( P P I 1 4 , A [ 8 ]  , B  [ 6 ] )  ; 
A N D G A T E  a n d l 8 ( P P I 1 5 , A [ 8 ]  , B [ 7 ] )  ; 
A N D G A T E  a n d l 9  ( P P I 1 6 , A [ 9 ] , B [ 7 ] )  ; 
A N D G A T E  a n d l 1 0  ( P P I 1 7 , A [ 1 0 ] , B [ 7 ] )  
A N D G A T E  a n d l 1 1  ( P P I 1 8 , A [ 1 1 ]  , B [ 7 ] )  
A N D G A T E  a n d l 1 2  ( P P I 1 9 , A [ 1 2 ]  , B [ 7 ] )  
A N D G A T E  a n d l 1 3  ( P P I 2 0 , A [ 1 3 ]  , B [ 7 ] )  
A N D G A T E  a n d I 1 4  ( P P I 2 1 , A [ 1 4 ]  , B [ 7 ] )  
A N D G A T E  a n d I 1 5  ( P P I 2 2 , A [ 1 5 ]  , B  [ 7 ] )
A N D G A T E  a n d J l  ( P P J 9 , A [ 9 ]  , B  [ 0 ]  ) ; 
A N D G A T E  a n d J 2  ( P P J 1 0 , A [ 9 ]  , B [ 1 ]  ) ; 
A N D G A T E  a n d J 3  ( P P J 1 1 , A [ 9 ]  , B  [ 2 ] )  ; 
A N D G A T E  a n d J 4  ( P P J 1 2 , A [ 9 ]  , B  [ 3 ] )  ; 
A N D G A T E  a n d J 5 ( P P J 1 3 , A [ 9 ]  , B  [ 4 ] )  ; 
A N D G A T E  a n d J 6  ( P P J 1 4 , A [ 9 ]  , B  [ 5 ] )  ; 
A N D G A T E  a n d J 7  ( P P J 1 5 , A [ 9 ]  , B [ 6 ] )  ; 
A N D G A T E  a n d J 8 ( P P J 1 6 , A [ 1 0 ]  , B  [ 6 ]  ) ; 
A N D G A T E  a n d J 9 ( P P J 1 7 , A [ 1 1 ]  , B  [ 6 ]  ) ; 
A N D G A T E  a n d J l 0  ( P P J 1 8 , A [ 1 2 ]  , B [ 6 ] )  
A N D G A T E  a n d J l 1 ( P P J 1 9 , A [ 1 3 ]  , B  [ 6 ] )  
A N D G A T E  a n d J 1 2  ( P P J 2  0 , A [ 1 4 ]  , B  [ 6 ] )  
A N D G A T E  a n d J l 3 ( P P J 2 1 , A [ 1 5 ]  , B  [ 6 ] )
A N D G A T E  a n d K l  ( P P K 1 0 , A [ 1 0 ]  , B  [ 0 ]  ) ;
A ND G A T E  a n d K 2  ( P P K 1 1 , A [ 1 0 ]  , B  [ 1 ]  ) ;
A N D G A T E  a n d K 3  ( P P K 1 2 , A [ 1 0 ]  , B  [ 2 ]  ) ;
A N D G A T E  a n d K 4  ( P P K 1 3 , A [ 1 0 ]  , B  [ 3 ]  ) ;
A ND G A T E  a n d K 5  ( P P K 1 4 , A [ 1 0 ]  , B  [ 4 ]  ) ;
A ND G A T E  a n d K 6  ( P P K 1 5 , A [ 1 0 ]  , B  [ 5 ]  ) ;
A ND G A T E  a n d K 7  ( P P K 1 6 , A [ 1 1 ]  , B  [ 5 ]  ) ;
A ND G A T E  a n d K 8  ( P P K 1 7 , A [ 1 2 ]  , B  [ 5 ]  ) ;
A ND G A T E  a n d K 9  ( P P K 1 8 , A [ 1 3 ]  , B  [ 5 ]  ) ;
A ND G A T E  a n d K l 0  ( P P K 1 9 , A [ 1 4 ]  , B  [ 5 ]  ) ;
A ND G A T E  a n d K l 1  ( P P K 2 0 , A [ 1 5 ]  , B  [ 5 ]  ) ;
A ND G AT E
A ND G AT E
A ND G AT E
A ND G A T E
A ND G AT E
A ND G AT E
A ND G AT E
A ND G AT E
a n d L l
a n d L 2
a n d L 3
a n d L 4
a n d L 5
a n d L 6
a n d L 7
a n d L 8
( P P L 1 1 , A  
( P P L 1 2 , A  
( P P L 1 3 , A  
( P P L 1 4 , A  
( P P L 1 5 , A  
( P P L 1 6 , A  
( P P L 1 7 , A  
( P P L 1 8 , A
[ 1 1 ]  , B [ 0 ]  ) 
[ 1 1 ]  , B [ 1 ]  ) 
[ 1 1 ]  / B  [ 2 ]  ) 
[ 1 1 ]  / B  [ 3  ] )
[ 1 1 ]  , B [ 4 ]  )
[ 1 2 ]  , B  [ 4 ]  )
[ 1 3 ]  , B  [ 4 ]  )
[ 1 4 ]  , B [ 4 ]  )
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A N D G A T E a n d L 9 ( P P L 1 9 , A  [ 1 5 ] , B [ 4 ] )
A N D G A T E a n d M i ( P P M 1 2 , A [ 1 2 ] , B [ 0 ] )
A N D G A T E a n d M 2 ( P P M 1 3 , A [ 1 2 ] , B [ 1 ] )
A N D G A T E a n d M 3 ( P P M 1 4 , A [ 1 2 ]  , B  [ 2 ]  )
A N D G A T E a n d M 4 ( P P M 1 5 , A [ 1 2 ]  , B [ 3 ]  )
A N D G A T E a n d M 5 ( P P M 1 6 , A [ 1 3 ]  , B [ 3 ]  )
A N D G A T E a n d M 6 ( P P M 1 7 , A [ 1 4 ]  , B  [ 3 ]  )
A N D G A T E a n d M 7 ( P P M 1 8 , A [ 1 5 ]  , B  [ 3 ]  )
A N D G A T E a n d N l ( P P N 1 3 , A [ 1 3 ]  , B  [ 0 ]  )
A N D G A T E a n d N 2 ( P P N 1 4 , A [ 1 3 ]  , B [ 1 ]  )
A N D G A T E a n d N 3 ( P P N 1 5 , A [ 1 3 ] , B [ 2 ] )
A N D G A T E a n d N 4 ( P P N 1 6 , A  [ 1 4 ]  , B [ 2 ]  )
A N D G A T E a n d N 5 ( P P N 1 7 , A  [ 1 5 ]  , B  [ 2 ]  )
A N D G A T E a n d O l ( P P 0 1 4 , A [ 1 4 ]  , B  [ 0 ]  )
A N D G A T E a n d 0 2 ( P P 0 1 5 , A [ 1 4 ]  , B  [ 1 ]  )
A N D G A T E a n d 0 3 ( P P 0 1 6 , A  [ 1 5 ]  , B  [ 1 ]  )
A N D G A T E a n d P l ( P P P 1 5 , A [ 1 5 ]  , B [ 0 ]  ) ;
/ /  F i r s t  r e d u c t i o n  l e v e l ,  f i r s t  s t a g e  
w i r e
L 1 A 8 , L 1 A 9 , L 1 A 1 0 , L 1 A 1 1 , L 1 A 1 2 , L 1 A 1 3 , L 1 A 1 4 , L 1 A 1 5 , L 1 A 1 6 , L 1 A 1 7 , L 1 A 1 8 , L 1 A 1 9 , L 1 A 2  0 ,
L 1 A 2 1 , L 1 A 2 2 ; 
w i r e
P L 1 A 8 , P L 1 A 9 , P L 1 A 1 0 , P L 1 A 1 1 , P L 1 A 1 2 , P L 1 A 1 3  , P L 1 A 1 4 , P L 1 A 1 5 , P L 1 A 1 6 , P L 1 A 1 7 , P L 1 A 1 8 , P L 1 A 1  
9 , P L 1 A 20 , P L 1 A 2 1 , P L 1 A 2 2 , P L 1 A 2 3 , P L 1 A 2 4 ; 
w i r e
P L I B 1 0 , P L 1 B 1 1 , P L 1 B 1 2 , P L 1 B 1 3 , P L 1 B 1 4 , P L 1 B 1 5 , P L 1 B 1 6 , P L 1 B 1 7 , P L 1 B 1 8 , P L 1 B 1 9 , P L 1 B 2  0 , 
P L 1 B 2 1 , P L 1 B 2 2 , P L 1 B 2 3 ;
H A L F A D D E R  h a l f L l A 8  ( P P A 8 , P P B 8 , L 1 A 8 , P L 1 A 8 ) ;
C O M P R E S S O R  c o m p L l A 9  ( P P A 9 , P P B 9  , P P C 9  , P P D 9 , L 1 A 8 , L 1 A 9 , P L 1 A 9 , P L 1 B 1 0 )  ; 
C O M P R E S S O R  c o m p L l A l O  ( P P A 1 0 , P P B 1 0 , P P C 1 0 , P P D 1 0 , L 1 A 9 , L 1 A 1 0 , P L 1 A 1 0 , P L 1 B 1 1 ) ; 
C O M P R E S S O R  c o m p L l A l l  ( P P A 1 1 , P P B 1 1 , P P C 1 1 , P P D 1 1 , L 1 A 1 0 , L 1 A 1 1 , P L 1 A 1 1 , P L 1 B 1 2 ) 
C O M P R E S S O R  c o m p L 1 A 1 2  ( P P A 1 2 , P P B 1 2  , P P C 1 2 , P P D 1 2 , L 1 A 1 1 , L 1 A 1 2 , P L 1 A 1 2 , P L 1 B 1 3 ) 
C O M P R E S S O R  c o m p L l A 1 3  ( P P A 1 3 , P P B 1 3 , P P C 1 3 , P P D 1 3 , L 1 A 1 2 , L 1 A 1 3 , P L 1 A 1 3 , P L 1 B 1 4 ) 
C O M P R E S S O R  c o m p L l A 1 4  ( P P A 1 4 , P P B 1 4 , P P C 1 4 , P P D 1 4 , L 1 A 1 3 , L 1 A 1 4 , P L 1 A 1 4 , P L 1 B 1 5 ) 
C O M P R E S S O R  c o m p L l A 1 5  ( P P A 1 5 , P P B 1 5 , P P C 1 5 , P P D 1 5 , L 1 A 1 4 , L 1 A 1 5 , P L 1 A 1 5 , P L 1 B 1 6 ) 
C O M P R E S S O R  C o m p L 1 A 1 6  ( P P A 1 6  , P P B 1 6  , P P C 1 6  , P P D 1 6 , L 1 A 1 5 , L 1 A 1 6 , P L 1 A 1 6 , P L 1 B 1 7 ) 
C O M P R E S S O R  c o m p L l A 1 7  ( P P A 1 7 , P P B 1 7 , P P C 1 7 , P P D 1 7 , L 1 A 1 6 , L 1 A 1 7 , P L 1 A 1 7 , P L 1 B 1 8 ) 
C O M P R E S S O R  c o m p L 1 A 1 8 ( P P A 1 8 , P P B 1 8 , P P C 1 8  , P P D 1 8 , L 1 A 1 7 , L 1 A 1 8 , P L 1 A 1 8 , P L I B 1 9 )  
C O M P R E S S O R  c o m p L l A 1 9  ( P P A 1 9  , P P B 1 9 , P P C 1 9 , P P D 1 9 , L 1 A 1 8 , L 1 A 1 9 , P L 1 A 1 9 , P L 1 B 2  0 )  
C O M P R E S S O R  c o m p L 1 A 2 0  ( P P A 2 0 , P P B 2 0 , P P C 2 0 , P P D 2 0 , L 1 A 1 9 , L 1 A 2 0 , P L 1 A 2 0 , P L 1 B 2 1 )  
C O M P R E S S O R  c o m p L 1 A 2 1  ( P P A 2 1 , P P B 2 1 , P P C 2 1 , P P D 2 1 , L 1 A 2 0 , L 1 A 2 1 , P L 1 A 2 1 , P L 1 B 2 2 ) 
C O M P R E S S O R  C o m p L l A 2 2  ( P P A 2 2 , P P B 2 2 , P P C 2 2 , P P D 2 2 , L 1 A 2 1 , L 1 A 2 2 , P L 1 A 2 2 , P L 1 B 2 3 ) 
F U L L A D D E R  f u l l L l A 2 3  ( P P A 2 3 , P P B 2 3 , L 1 A 2 2 , P L 1 A 2  3 , P L 1 A 2  4 ) ;
/ /  F i r s t  r e d u c t i o n  l e v e l ,  s e c o n d  s t a g e  
w i r e
L 1 C 1 0 , L 1 C 1 1  , L 1 C 1 2 , L 1 C 1 3 , L 1 C 1 4 , L 1 C 1 5 ,  L I C l 6 , L 1 C 1 7 , L 1 C 1 8 , L 1 C 1 9 , L 1 C 2  0 ;
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w i r e  
P L 1 C 1 0 , P L 1 C 1 1 , P L 1 C 1 2 , P L 1 C 1 3 , P L 1 C 1 4  , P L 1 C 1 5 , P L 1 C 1 6 , P L 1 C 1 7 , P L 1 C 1 8 , P L 1 C 1 9 , P L 1 C 2 0 , 
P L 1 C 2 1 , P L 1 C 2 2 ; 
w i r e  
P L 1 D 1 2 , P L 1 D 1 3 , P L 1 D 1 4 , P L 1 D 1 5 , P L 1 D 1 6 , P L 1 D 1 7 , P L 1 D 1 8 , P L 1 D 1 9 , P L 1 D 2 0 , P L 1 D 2 1 ;
H A L F A D D E R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
C O M P R E S S O R
F U L L A D D E R
h a l f L 1 C 1 0  
c o m p L l C l l  
c o m p L l C 1 2  
c o m p L l C 1 3  
c o m p L l C 1 4  
c o m p L l C 1 5  
c o m p L l C 1 6  
c o m p L l C 1 7  
c o m p L l C 1 8  
c o m p L l C l 9  
c o m p L l C 2  0 
f U 1 1 L 1 C 2 1
( P P E 1 0 , 
( P P E 1 1 , 
( P P E 1 2 , 
( P P E X 3 , 
( P P E X 4 , 
( P P E X 5 , 
( P P E X 6 , 
( P P E X 7 ,  
( P P E X 8 , 
( P P E X 9 ,  
( P P E 2 0 , 
( P P E 2 X ,
P P F X O ,  
P P F X X , 
P P F X 2 , 
P P F X 3 , 
P P F X 4 , 
P P F X 5 , 
P P F X 6 , 
P P F X 7 ,  
P P F X 8 , 
P P F X 9 , 
P P F 2  0 , 
P P F 2 X ,
L X C X O ,  
P P G X X , 
P P G X 2 , 
P P G X 3 , 
P P G X 4 ,  
P P G X 5 , 
P P G X 6 , 
P P G X 7 , 
P P G X 8 , 
P P G X 9 , 
P P G 2  0 ,  
L X C 2 0 ,
P L XC X O  
P P H X X , 
P P H X 2 ,  
P P H X 3 ,  
P P H X 4 , 
P P H X 5 , 
P P H X 6 , 
P P H X 7 , 
P P H X 8 , 
P P H X 9 ,  
P P H 2 0 ,  
P L X C 2 X
) ;
L X C X X , L X C X O ,  
L X C X X , L X C X 2 , 
L X C X 2 , L X C X 3 , 
L X C X 3 , L X C X 4 , 
L X C X 4 , L X C X 5 , 
L X C X 5 , L X C X 6 , 
LXCX 6 , L X C X 7  , 
L X C X 7 , L X C X 8 , 
L X C X 8 , L X C X 9 ,  
LXCX 9 , L X C 2 0 , 
, P L X C 2 2 ) ;
P L X C X X ,  
P L X C X 2 , 
P L X C X 3 , 
P L X C X 4 , 
P L X C X 5 , 
P L X C X 6 , 
P L X C X 7 , 
P L X C X 8 ,  
P L X C X 9 ,  
P L X C 2  0 ,
P L X D X 2 ) 
P L X D X 3 ) 
P L X D X 4 ) 
P L 1 D X 5 ) 
P L 1 D X 6 ) 
P L X D X 7 ) 
P L X D X 8 )  
P L X D X 9 ) 
P L X D 2  0 )  
P L X D 2 X )
/ /  F i r s t  r e d u c t i o n  l e v e l ,  t h i r d  s t a g e  
w i r e
L 1 E 1 2 , L 1 E 1 3 , L 1 E 1 4 , L 1 E 1 5 , L 1 E 1 6 , L 1 E 1 7 , L 1 E 1 8  ; 
w i r e
P L 1 E 1 2 , P L 1 E 1 3 , P L 1 E 1 4 , P L 1 E 1 5 , P L 1 E 1 6 , P L 1 E 1 7 , P L 1 E 1 8 , P L 1 E 1 9 , P L 1 E 2  0 ; 
w i r e
P L 1 F 1 4 , P L 1 F 1 5 , P L 1 F 1 6 , P L 1 F 1 7  , P L 1 F 1 8  , P L 1 F 1 9  ;
H A L F A D D E R  h a l f L l E 1 2  ( P P I 1 2 , P P J 1 2 , L 1 E 1 2 , P L 1 E 1 2 ) ;
C O M P R E S S O R  c o m p L l E 1 3  ( P P I 1 3 , P P J 1 3 , P P K 1 3 , P P L 1 3 , L 1 E 1 2 , L 1 E 1 3 , P L 1 E 1 3 , P L 1 F 1 4 ) 
C O M P R E S S O R  C O m p L l E 1 4  ( P P I 1 4 , P P J 1 4 , P P K 1 4 , P P L 1 4 , L 1 E 1 3 , L 1 E 1 4 , P L 1 E 1 4 , P L 1 F 1 5 ) 
C O M P R E S S O R  c o m p L l E 1 5  ( P P I 1 5 , P P J 1 5 , P P K 1 5 , P P L 1 5 , L 1 E 1 4 , L X E 1 5 , P L 1 E 1 5 , P L 1 F 1 6 ) 
C O M P R E S S O R  c o m p L X E 1 6  ( P P I 1 6 , P P J 1 6 , P P K 1 6 , P P L 1 6 , L 1 E 1 5 , L 1 E 1 6 , P L 1 E 1 6 , P L 1 F 1 7 ) 
C O M P R E S S O R  C O m p L l E 1 7  ( P P I 1 7 , P P J 1 7 , P P K 1 7 , P P L 1 7 , L 1 E 1 6 , L 1 E 1 7 , P L 1 E 1 7 , P L 1 F 1 8 ) 
C O M P R E S S O R  c o m p L l E 1 8  ( P P I 1 8 , P P J 1 8 , P P K 1 8 , P P L 1 8 , L 1 E 1 7 , L 1 E 1 8 , P L 1 E 1 8 , P L 1 F 1 9 ) 
F U L L A D D E R  f u l l L ! E 1 9  ( P P I 1 9 , P P J 1 9 , L 1 E 1 8 , P L I E 1 9 , P L 1 E 2  0 ) ;
/ /  F i r s t  r e d u c t i o n  l e v e l ,  f o u r t h  s t a g e  
w i r e
L 1 G 1 4 , L 1 G 1 5 , L 1 G 1 6 , L 1 G 1 7 , L 1 G 1 8 ; 
w i r e
P L 1 G 1 4 , P L 1 G 1 5 , P L 1 G 1 6 , P L 1 G 1 7 , P L 1 G 1 8  , P L 1 G 1 9 , P L 1 G 2 0 ;
w i r e  
P L 1 H 1 6 , P L 1 H 1 7 ;
H A L F A D D E R  h a l f L l G 1 4  ( P P M 1 4 , P P N 1 4 , L 1 G 1 4 , P L 1 G 1 4 ) ;
C O M P R E S S O R  c o m p L l G 1 5  ( P P M 1 5 , P P N 1 5 , P P 0 1 5 , P P P 1 5 , L 1 G 1 4 , L 1 G 1 5 , P L 1 G 1 5 , P L 1 H 1 6 ) ;  
C O M P R E S S O R  c o m p L l G 1 6  ( P P M 1 6 , P P N 1 6 , P P 0 1 6 , G R O U N D , L 1 G 1 5 , L 1 G 1 6 , P L 1 G 1 6 , P L 1 H 1 7 ) ; 
F U L L A D D E R  f u l l L ! G 1 7  ( P P M 1 7 , P P N 1 7 , L 1 G 1 6 , P L 1 G 1 7 , P L 1 G 1 8 ) ;
/ /  S e c o n d  r e d u c t i o n  l e v e l ,  f i r s t  s t a g e  
w i r e
L 2 A 4 , L 2 A 5 , L 2 A 6 , L 2 A 7 , L 2 A 8 , L 2 A 9 , L 2 A 1 0 , L 2 A 1 1 , L 2 A 1 2 , L 2 A 1 3 , L 2 A 1 4 , L 2 A 1 5 , L 2 A 1 6 , L 2 A 1 7 , 
L 2 A 1 8 ,  L 2 A 1 9  , L 2 A 2  0  , L 2 A 2 1 , L 2 A 2 2  , L 2 A 2  3 , L 2 A 2 4  , L 2 A 2  5  , L 2 A 2 6  ;
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w i r e
P L 2 A 4  , P L 2 A 5 , P L 2 A 6 , P L 2 A 7 , P L 2 A 8 , P L 2 A 9 , P L 2 A 1 0 , P L 2 A 1 1 , P L 2 A 1 2 , P L 2 A 1 3 , P L 2 A 1 4 , P L 2 A 1 5 , 
P L 2 A 1 6 , P L 2 A 1 7 , P L 2 A 1 8 , P L 2 A 1 9 , P L 2 A 2 0 , P L 2 A 2 1 , P L 2 A 2 2 , P L 2 A 2 3  , P L 2 A 2 4  , P L 2 A 2  5 , P L 2 A 2 6 , 
P L 2 A 2 7 , P L 2 A 2  8 ; 
w i r e
P L 2 B 6 , P L 2 B 7 , P L 2 B 8 , P L 2 B 9 , P L 2 B 1 0 , P L 2 B 1 1 , P L 2 B 1 2 , P L 2 B 1 3 , P L 2 B 1 4 , P L 2 B 1 5 , P L 2 B X 6 , P L 2 B 1 7 , 
P L 2 B 1 8 , P L 2 B 1 9 , P L 2 B 2  0 , P L 2 B 2 1 , P L 2 B 2 2 , P L 2 B 2 3 , P L 2 B 2 4 , P L 2 B 2  5 , P L 2 B 2 6 , P L 2 B 2  7 ;
H A L F A D D E R  h a l f L 2 A 4  ( P P A 4 , P P B 4 , L 2 A 4 , P L 2 A 4 ) ;
C O M P R E S S O R  C O m p L 2 A 5  ( P P A 5 , P P B 5 , P P C 5 , P P D 5 » L 2 A 4 , L 2 A 5 , P L 2 A 5 , P L 2 B 6 ) ;
C O M P R E S S O R  C O m p L 2 A 6  ( P P A 6 , P P B 6 , P P C 6 , P P D 6 , L 2 A 5 , L 2 A 6 , P L 2 A 6 , P L 2 B 7 ) ;
C O M P R E S S O R  C O m p L 2 A 7  ( P P A 7 , P P B 7 , P P C 7 , P P D 7 , L 2 A 6 , L 2 A 7 , P L 2 A 7 , P L 2 B 8 ) ;
C O M P R E S S O R  C O m p L 2 A 8  ( P L 1 A 8 , P P C 8 , P P D 8 , P P E 8 , L 2 A 7 , L 2 A 8 , P L 2 A 8 , P L 2 B 9 )  ;
C O M P R E S S O R  C o m p L 2 A 9  ( P L 1 A 9 , P P E 9 , P P F 9 , P P G 9 , L 2 A 8 , L 2 A 9 , P L 2 A 9 , P L 2 B 1 0 ) ;  
C O M P R E S S O R  C O m p L 2 A 1 0  ( P L 1 A 1 0 , P L 1 B 1 0 , P L 1 C 1 0 , P P G 1 0 , L 2 A 9 , L 2 A 1 0 , P L 2 A 1 0 , P L 2 B 1 1 )  ; 
C O M P R E S S O R  c o m p L 2 A l l  ( P L 1 A 1 1 , P L 1 B 1 1 , P L 1 C 1 1 , P P I 1 1 , L 2 A 1 0 , L 2 A 1 1 , P L 2 A 1 1 , P L 2 B 1 2 ) 
C O M P R E S S O R  c o m p L 2 A 1 2  ( P L 1 A 1 2 , P L 1 B 1 2 , P L 1 C 1 2 , P L 1 D 1 2 , L 2 A 1 1 , L 2 A 1 2 , P L 2 A 1 2 , P L 2 B 1 3  
C O M P R E S S O R  C o m p L 2 A 1 3  ( P L 1 A 1 3 , P L 1 B 1 3 , P L 1 C 1 3 , P L 1 D 1 3 , L 2 A 1 2 , L 2 A 1 3 , P L 2 A 1 3 , P L 2 B 1 4  
C O M P R E S S O R  C O m p L 2 A 1 4  ( P L 1 A 1 4 , P L 1 B 1 4 , P L 1 C 1 4 , P L 1 D 1 4 , L 2 A 1 3  , L 2 A 1 4 , P L 2 A 1 4 , P L 2 B 1 5  
C O M P R E S S O R  c o m p L 2 A 1 5  ( P L 1 A 1 5 , P L 1 B 1 5 , P L 1 C 1 5 , P L 1 D 1 5 , L 2 A 1 4 , L 2 A 1 5 , P L 2 A 1 5 , P L 2 B 1 6  
C O M P R E S S O R  C O m p L 2 A 1 6  ( P L 1 A 1 6 , P L 1 B 1 6 , P L 1 C 1 6 , P L 1 D 1 6 , L 2 A 1 5 , L 2 A 1 6 , P L 2 A 1 6 , P L 2 B 1 7  
C O M P R E S S O R  C O m p L 2 A 1 7  ( P L 1 A 1 7 , P L 1 B 1 7 , P L 1 C 1 7 , P L 1 D 1 7 , L 2 A 1 6 , L 2 A 1 7 , P L 2 A 1 7 , P L 2 B 1 8  
C O M P R E S S O R  c o m p L 2 A 1 8  ( P L 1 A 1 8 , P L 1 B 1 8 , P L 1 C 1 8 , P L 1 D 1 8 , L 2 A 1 7 , L 2 A 1 8 , P L 2 A 1 8 , P L 2 B 1 9  
C O M P R E S S O R  c o m p L 2 A 1 9  ( P L 1 A 1 9 , P L 1 B 1 9 , P L 1 C 1 9 , P L 1 D 1 9 , L 2 A 1 8 , L 2 A 1 9 , P L 2 A 1 9 , P L 2 B 2  0 
C O M P R E S S O R  c o m p L 2 A 2 0  ( P L 1 A 2 0 , P L 1 B 2  0 , P L 1 C 2 0 , P L 1 D 2 0 , L 2 A 1 9 , L 2 A 2  0 , P L 2 A 2 0 , P L 2 B 2 1 
C O M P R E S S O R  C O m p L 2 A 2 1  ( P L 1 A 2 1 , P L 1 B 2 1 , P L 1 C 2 1 , P L 1 D 2 1 , L 2 A 2  0 , L 2 A 2 1 , P L 2 A 2 1 , P L 2 B 2 2 
C O M P R E S S O R  c o m p L 2 A 2 2  ( P L 1 A 2 2 , P L 1 B 2 2 , P L 1 C 2 2 , P P E 2 2 , L 2 A 2 1 , L 2 A 2 2 , P L 2 A 2 2 , P L 2 B 2 3 ) 
C O M P R E S S O R  c o m p L 2 A 2 3  ( P L 1 A 2  3 , P L 1 B 2 3 , P P C 2  3 , P P D 2  3 , L 2 A 2 2 , L 2 A 2 3 , P L 2 A 2  3 , P L 2 B 2 4 ) ;  
C O M P R E S S O R  c o m p L 2 A 2 4  ( P L 1 A 2 4 , P P A 2 4 , P P B 2 4 , P P C 2 4 , L 2 A 2 3 , L 2 A 2 4 , P L 2 A 2 4 , P L 2 B 2 5 ) ;  
C O M P R E S S O R  c o m p L 2 A 2 5  ( P P A 2 5 , P P B 2 5 , P P C 2 5 , P P D 2  5 , L 2 A 2 4 , L 2 A 2 5 , P L 2 A 2  5 , P L 2 B 2 6 ) ;  
C O M P R E S S O R  C O t n p L 2 A 2 6  ( P P A 2 6 , P P B 2 6 , P P C 2 6 , P P D 2  6 , L 2 A 2 5 , L 2 A 2 6 , P L 2 A 2  6 , P L 2 B 2 7 ),- 
F U L L A D D E R  f u l l L 2 A 2 7  ( P P A 2 7 , P P B 2 7 , L 2 A 2 6 , P L 2 A 2 7 , P L 2 A 2 8 ) ;
/ /  S e c o n d  r e d u c t i o n  l e v e l ,  s e c o n d  s t a g e  
w i r e
L 2 C 6 , L 2 C 7  , L 2 C 8  , L 2 C 9 , L 2 C 1 0 , L 2 C 1 1 , L 2 C 1 2 , L 2 C 1 3 , L 2 C 1 4 , L 2 C 1 5 , L 2 C 1 6 , L 2 C 1 7 , L 2 C 1 8 , L 2 C 1 9 , 
L 2 C 2 0 , L 2 C 2 1 , L 2 C 2 2 , L 2 C 2 3 , L 2 C 2 4 ; 
w i r e
P L 2 C 6 , P L 2 C 7 , P L 2 C 8 , P L 2 C 9 , P L 2 C 1 0 , P L 2 C 1 1 , P L 2 C 1 2 , P L 2 C 1 3 , P L 2 C 1 4 , P L 2 C 1 5 , P L 2 C 1 6 , P L 2 C 1 7 , 
P L 2 C 1 8 , P L 2 C 1 9 , P L 2 C 2 0 , P L 2 C 2 1 , P L 2 C 2 2 , P L 2 C 2  3 , P L 2 C 2  4 , P L 2 C 2 5 , P L 2 C 2 6 ; 
w i r e
P L 2 D 8 , P L 2 D 9 , P L 2 D 1 0 , P L 2 D 1 1 , P L 2 D 1 2 , P L 2 D 1 3 , P L 2 D 1 4 , P L 2 D 1 5 , P L 2 D 1 6  , P L 2 D 1 7 , P L 2 D 1 8 , 
P L 2 D 1 9 , P L 2 D 2 0 , P L 2 D 2 1 , P L 2 D 2 2 , P L 2 D 2 3 , P L 2 D 2 4 , P L 2 D 2 5 ;
H A L F A D D E R  h a l f L 2 C 6  ( P P E 6 , P P F 6 , L 2 C 6 , P L 2 C 6 ) ;
C O M P R E S S O R  C O m p L 2 C 7  ( P P E 7 , P P F 7 , P P G 7 , P P H 7 , L 2 C 6 , L 2 C 7 , P L 2 C 7 , P L 2 D 8 ) ;
C O M P R E S S O R  c o m p L 2 C 8  ( P P F 8 , P P G 8 , P P H 8 , P P I 8 , L 2 C 7 , L 2 C 8 , P L 2 C 8 , P L 2 D 9 ) ;
C O M P R E S S O R  C O m p L 2 C 9  ( P P H 9 , P P I 9 , P P J 9 , G R O U N D , L 2 C 8 , L 2 C 9 , P L 2 C 9  , P L 2 D 1 0 ) ; 
C O M P R E S S O R  c o m p L 2 C 1 0  ( P P H 1 0 , P P I 1 0 , P P J 1 0 , P P K 1 0 , L 2 C 9 , L 2 C 1 0 , P L 2 C 1 0 , P L 2 D 1 1 ) ;  
C O M P R E S S O R  c o m p L 2 C l l  ( P P J 1 1 , P P K 1 1 , P P L 1 1 , G R O U N D , L 2 C 1 0 , L 2 C 1 1 , P L 2 C 1 1 , P L 2 D 1 2 ) ;  
C O M P R E S S O R  c o m p L 2 C 1 2  ( P L 1 E 1 2  , P P K 1 2 , P P L 1 2 , P P M 1 2 , L 2 C 1 1 , L 2 C 1 2 , P L 2 C 1 2 , P L 2 D 1 3 ) ; 
C O M P R E S S O R  C o m p L 2 C 1 3  ( P L 1 E 1 3  , P P M 1 3 , P P N 1 3 , G R O U N D , L 2 C 1 2  , L 2 C 1 3 , P L 2 C 1 3 , P L 2 D 1 4 ) ; 
C O M P R E S S O R  C . o m p L 2 C 1 4  ( P L 1 A 1 4 , P L 1 F 1 4 , P L 1 G 1 4 , P P 0 1 4 , L 2 C 1 3 , L 2 C 1 4 , P L 2 C 1 4 , P L 2 D 1 5 ) ;  
C O M P R E S S O R  C O m p L 2 C 1 5  ( P L 1 E 1 5 , P L 1 F 1 5 , P L 1 G 1 5 , G R O U N D , L 2 C 1 4 , L 2 C 1 5 , P L 2 C 1 5 , P L 2 D 1 6 )  
C O M P R E S S O R  c o m p L 2 C 1 6  ( P L 1 E 1 6 , P L 1 F 1 6 , P L 1 G 1 6 , P L 1 H 1 6 , L 2 C 1 5 , L 2 C 1 6 , P L 2 C 1 6 , P L 2 D 1 7 )  
C O M P R E S S O R  c o m p L 2 C 1 7  ( P L 1 E 1 7  , P L 1 F 1 7 , P L 1 G 1 7 , P L 1 H 1 7 , L 2 C 1 6 , L 2 C 1 7 , P L 2 C 1 7 , P L 2 D 1 8 ) 
C O M P R E S S O R  C O m p L 2 C 1 8  ( P L 1 E 1 8 , P L 1 F 1 8 , P L 1 G 1 8 , P P M 1 8 , L 2 C 1 7 , L 2 C 1 8 , P L 2 C 1 8 , P L 2 D 1 9 ) ;
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C O M P R E S S O R  c o m p L 2 C 1 9  ( P L 1 E 1 9 , P L 1 F 1 9 , P P K 1 9 , P P L 1 9 , L 2 C 1 8 , L 2 C 1 9 , P L 2 C 1 9 , P L 2 D 2 0 ) 
C O M P R E S S O R  c o m p L 2 C 2 0  ( P L 1 E 2 0 , P P I 2 0 , P P J 2  0 , P P K 2 0 , L 2 C 1 9 , L 2 C 2  0 , P L 2 C 2  0 , P L 2 D 2 1 )  ; 
C O M P R E S S O R  c o m p L 2 C 2 1  ( P P G 2 1 , P P H 2 1 , P P I 2 1 , P P J 2 1 , L 2 C 2 0 , L 2 C 2 1 , P L 2 C 2 1 , P L 2 D 2 2 ) 
C O M P R E S S O R  c o m p L 2 C 2 2  ( P P F 2 2 , P P G 2 2 , P P H 2 2  , P P I 2 2 , L 2 C 2 1 , L 2 C 2 2 , P L 2 C 2 2 , P L 2 D 2 3 )  
C O M P R E S S O R  c o m p L 2 C 2 3 ( P P E 2 3 , P P F 2 3 , P P G 2 3 , P P H 2 3 , L 2  C2  2  , L 2  C 2  3 , P L 2 C 2  3 , P L 2 D 2 4 ) 
C O M P R E S S O R  c o m p L 2 C 2 4  ( P P D 2 4 , P P E 2 4 , P P F 2 4  , P P G 2 4 , L 2 C 2  3 , L 2 C 2 4 , P L 2 C 2  4 , P L 2 D 2 5 ) 
F U L L A D D E R  f u l l L 2 C 2 5  ( P P E 2 5 , P P F 2 5 , L 2 C 2 4 , P L 2 C 2 5 , P L 2 C 2 6 )  ;
/ /  T h i r d  r e d u c t i o n  l e v e l ,  s i n g l e  s t a g e  
w i r e
L 3 A 2 , L 3 A 3 , L 3 A 4 , L 3 A 5 , L 3 A 6 , L 3 A 7 , L 3 A 8 , L 3 A 9 , L 3 A 1 0 , L 3 A 1 1 , L 3 A 1 2 , L 3 A 1 3 , L 3 A 1 4 , L 3 A 1 5 , 
L 3 A 1 6 , L 3 A 1 7 , L 3 A 1 8 , L 3 A 1 9 , L 3 A 2  0 , L 3 A 2 1 , L 3 A 2  2 , L 3 A 2  3 , L 3 A 2 4 , L 3 A 2  5 , L 3 A 2  6 , L 3 A 2  7 , L 3 A 2  8 ;
H A L F A D D E R  h a l f L 3 A 2  ( P P A 2 , P P B 2 , L 3 A 2 , O U T A 0 2 ) ;
C O M P R E S S O R  c o m p L 3 A 3  ( P P A 3 , P P B 3 , P P C 3 , P P D 3 , L 3 A 2 , L 3 A 3 , O U T A 0 3 , O U T B 0 4 ) ;
C O M P R E S S O R  c o m p L 3 A 4  ( P L 2 A 4 , P P C 4 , P P D 4 , P P E 4 , L 3 A 3 , L 3 A 4 , O U T A 0 4 , O U T B 0 5 ) ;
C O M P R E S S O R  C O t n p L 3 A 5  ( P L 2 A 5 , P P E 5 , P P F 5 , G R O U N D , L 3 A 4 , L 3 A 5 , O U T A 0 5 , O U T B 0 6 ) ;
C O M P R E S S O R  c o m p L 3 A 6  ( P L 2 A 6  , P L 2 B 6  , P L 2 C 6  , P P G 6  , L 3 A 5 , L 3 A 6  , O U T A 0 6  , . O U T B 0 7  ) ;
C O M P R E S S O R  C O m p L 3 A 7  ( P L 2 A 7 , P L 2 B 7 , P L 2 C 7 , G R O U N D , L 3 A 6 , L 3 A 7 , O U T A 0 7 , O U T B 0 8 )  ; 
C O M P R E S S O R  c o m p L 3 A 8  ( P L 2 A 8  , P L 2 B 8  , P L 2 C 8  , P L 2 D 8 , L 3 A 7  , L 3 A 8  , O U T A 0  8 , O U T B 0  9 ) ; 
C O M P R E S S O R  c o m p L 3 A 9  ( P L 2 A 9 , P L 2 B 9 , P L 2 C 9 , P L 2 D 9 , L 3 A 8 , L 3 A 9 , O U T A 0 9 , O U T B I O ) ; 
C O M P R E S S O R  C O m p L 3 A 1 0  ( P L 2 A 1 0 , P L 2 B 1 0 , P L 2 C 1 0 , P L 2 D 1 0 , L 3 A 9 , L 3 A 1 0 , O U T A I O , O U T B I D  
C O M P R E S S O R  c o m p L 3 A l l  ( P L 2 A 1 1 , P L 2 B 1 1 , P L 2 C 1 1 , P L 2 D 1 1 , L 3 A 1 0 , L 3 A 1 1 , O U T A 1 1 , O U T B 1 2  
C O M P R E S S O R  C o m p L 3 A 1 2  ( P L 2 A 1 2  , P L 2 B 1 2  , P L 2 C 1 2 , P L 2 D 1 2 , L 3 A 1 1 , L 3 A 1 2 , O U T A 1 2 , O U T B 1 3  
C O M P R E S S O R  c o m p L 3 A 1 3  ( P L 2 A 1 3 , P L 2 B 1 3 , P L 2 C 1 3 , P L 2 D 1 3 , L 3 A 1 2 , L 3 A 1 3 , O U T A 1 3 , O U T B 1 4  
C O M P R E S S O R  c o m p L 3 A 1 4  ( P L 2 A 1 4 , P L 2 B 1 4 , P L 2 C 1 4 , P L 2 D 1 4 , L 3 A 1 3 , L 3 A 1 4 , O U T A 1 4 , O U T B 1 5  
C O M P R E S S O R  c o m p L 3 A 1 5  ( P L 2 A 1 5 , P L 2 B 1 5 , P L 2 C 1 5 , P L 2 D 1 5 , L 3 A 1 4 , L 3 A 1 5 , O U T A 1 5 , O U T B 1 6  
C O M P R E S S O R  c o m p L 3 A 1 6  ( P L 2 A 1 6 , P L 2 B 1 6 , P L 2 C 1 6 , P L 2 D 1 6 , L 3 A 1 5 , L 3 A 1 6 , O U T A 1 6 , O U T B 1 7  
C O M P R E S S O R  C o m p L 3 A 1 7  ( P L 2 A 1 7 , P L 2 B 1 7 , P L 2 C 1 7 , P L 2 D 1 7 , L 3 A 1 6 , L 3 A 1 7 , O U T A 1 7 , O U T B 1 8  
C O M P R E S S O R  c o m p L 3 A 1 8  ( P L 2 A 1 8 , P L 2 B 1 8 , P L 2 C 1 8 , P L 2 D 1 8 , L 3 A 1 7 , L 3 A 1 8 , O U T A 1 8 , O U T B 1 9  
. C O M P R E S S O R  c o m p L 3 A 1 9  ( P L 2 A 1 9 , P L 2 B 1 9 , P L 2 C 1 9 , P L 2 D 1 9 , L 3 A 1 8 , L 3 A 1 9 , O U T A 1 9 , O U T B 2 0  
C O M P R E S S O R  c o m p L 3 A 2 0 ( P L 2 A 2 0 , P L 2 B 2 0 , P L 2 C 2 0 , P L 2 D 2 0 , L 3 A 1 9 , L 3 A 2 0 , O U T A 2 0 , O U T B 2 1  
C O M P R E S S O R  C o m p L 3 A 2 1  ( P L 2 A 2 1 , P L 2 B 2 1 , P L 2 C 2 1 , P L 2 D 2 1 , L 3 A 2  0 , L 3 A 2 1 , O U T A 2 1 , O U T B 2 2  
C O M P R E S S O R  c o m p L 3 A 2 2  ( P L 2 A 2 2 , P L 2 B 2 2 , P L 2 C 2 2 , P L 2 D 2 2 , L 3 A 2 1 , L 3 A 2 2 , O U T A 2 2 , O U T B 2 3  
C O M P R E S S O R  C O m p L 3 A 2 3  ( P L 2 A 2  3 , P L 2 B 2 3 , P L 2 C 2 3 , P L 2 D 2  3 , L 3 A 2 2 , L 3 A 2 3 , O U T A 2 3 , O U T B 2 4  
C O M P R E S S O R  c o m p L 3 A 2 4  ( P L 2 A 2 4 , P L 2 B 2 4 , P L 2 C 2 4 , P L 2 D 2 4 , L 3 A 2  3 , L 3 A 2 4 , O U T A 2 4 , O U T B 2  5 
C O M P R E S S O R  c o m p L 3 A 2 5  ( P L 2 A 2  5 ,  P L 2 B 2 5 , P L 2 C 2 5 , P L 2 D 2 5 , L 3 A 2 4 , L 3 A 2 5 , O U T A 2 5 , O U T B 2  6 
C O M P R E S S O R  c o m p L 3 A 2 6  ( P L 2 A 2  6 , P L 2 B 2 6 , P L 2 C 2 6 , P P E 2 6 , L 3 A 2  5 , L 3 A 2 6 , O U T A 2 6 , O U T B 2  7 ) 
C O M P R E S S O R  c o m p L 3 A 2 7  ( P L 2 A 2  7 , P L 2 B 2 7 , P P C 2  7 , P P D 2 7 , L 3 A 2  6 , L 3 A 2 7 , O U T A 2  7 , O U T B 2 8 ) ;  
C O M P R E S S O R  c o m p L 3 A 2  8 ( P L 2 A 2 8 , P P A 2  8 , P P B 2  8 , P P C 2 8 , L 3 A 2 7 , L 3 A 2 8 , O U T A 2 8 , O U T B 2 9 ) ;  
F U L L A D D E R  f u l l L 3 A 2 9  ( P P A 2  9 , P P B 2  9 , L 3 A 2  8 , O U T A 2  9 , O U T A 3  0 )  ;
e n d m o d u l e  / /  M A I N
m o d u l e  A N D G A T E ( O U T , A , B ) ;
i n p u t  A , B ; 
o u t p u t  O U T ;
a s s i g n  O U T  = A & B ;  
e n d m o d u l e  / /  A N D G A T E
m o d u l e  H A L F A D D E R ( A , B , C O U T , S U M ) ;
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i n p u t  A ,  B ; 
o u t p u t  C O U T , S U M ;
a s s i g n  SUM = A a B ;  
a s s i g n  C OUT  = A & B ;
e n d m o d u l e  / /  H A L F A D D E R
m o d u l e  F U L L A D D E R ( A , B , C I N , C O U T , S U M ) ;
i n p u t  A , B , C I N ;  
o u t p u t  C O U T , S U M ;
a s s i g n  SUM = A ^ B ^ C I N ;  
a s s i g n  C O U T  = A & B | A & C I N | B & C I N ;
e n d m o d u l e  / /  F U L L A D D E R
m o d u l e  C O M P R E S S O R ( A , B , C , D , C I N , C O U T , S U M , C A R R Y ) ;
i n p u t  A ,  B ,  C ,  D ,  C I N ;  
o u t p u t  C O U T , S U M , C A R R Y ; 
w i r e  S ;
F U L L A D D E R  f a l  ( A , B , C , C O U T , S ) ;
F U L L A D D E R  f a 2  ( S , D , C I N , C A R R Y , S U M ) ;
e n d m o d u l e  / /  C O M P R E S S O R
A.2 Multiplier Testbench
T h e  f o l l o w i n g  c o d e  i s  f o r  a  t e s b e n c h  u s e d  t o  v e r i f y  t h e  i n t e g r i t y  o f  t h e  
3 2 - b i t  m u l t i p l i e r  m o d u l e  M A I N
a***********************************************************************-*******/'
m o d u l e  t e s t l o o p l 6 ;
w i r e  [ 3 1 : 0 ]  O U T ;  
r e g  [ 1 5 : 0 ]  A ;  
r e g  [ 1 5 : 0 ]  B ;
M A I N  b i t l 6  ( A , B , O U T A , O U T B ) ;
/ /  d e f i n i n g  t e s t  v a r i a b l e s
r e g  [ 1 5 : 0 ]  v a r l ;  
r e g  [ 1 5 : 0 ]  v a r 2 ; 
r e g  [ 3 1 : 0 ]  r e s u l t ,  a c t u a l ;  
r e g  [ 3 0 : 0 ]  P R O D A ,  P R O D B ;
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r e g  C K ;
/ /  i n i t i a l i z i n g  t e s t  v a r i a b l e s  
i n i t i a l
b e g i n
C K  = 0 ;  
v a r l  = 0 ;  
v a r 2  = 1 ;
P R O D A  =  0 ;
P R O D B  =  0 ;
e n d  / / i n i t i a l
/ /  a s s i g n i n g  t e s t  v a r i a b l e s  t o  m o d u l e  i n p u t s  
a l w a y s @ ( p o s e d g e  CK)  
b e g i n
A  = v a r l ;
B  = v a r 2 ;
P R O D A =  O U T A ;
P R O D B  =  O U T B ;  
e n d  / / a l w a y s
/ /  m a i n  t e s t  l o o p  i n c l u d i n g  t h e  e r r o r  d e t e c t i o n  a n d  v a r i a b l e  i n c r e m e n t a t i o n  
a l w a y s @ ( n e g e d g e  CK)  
b e g i n
a c t u a l  = v a r l  * v a r 2 ; 
a s s i g n  r e s u l t  =  P R O D A + P R O D B ;
$ d i s p l a y  ( " I n p u t  a  : % d " ,  v a r l ) ;
$ d i s p l a y  ( " I n p u t  b  : % d " ,  v a r 2 ) ;
$ d i s p l a y  ( " R e s u l t  : % d " , r e s u l t ) ;
i f  ( r e s u l t  = =  a c t u a l )  $ d i s p l a y  ( " c o r r e c t  r e s u l t " ) ;  
e l s e
b e g i n
$ d i s p l a y  ( " E R R O R  I N  C A L C U L A T I O N ! " ) ;
$ f i n i s h ;  
e n d  / / e l s e  
$ d i s p l a y  ( "  " ) ;
$ d i s p l a y  ( "  " ) ;
/ /  v a r i a b l e  i n c r e m e n t a t i o n  
v a r l =  v a r l  + 7 ;  
v a r 2 =  v a r 2  + 5 6 ;
e n d  / / a l w a y s  b l o c k
/ / C y c l e  c l o c k  
a l w a y s  # 5  C K = ! C K ;  
a l w a y s  # 2 5  $ f i n i s h ;
e n d m o d u l e
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
University o f  W indsor
A.3 32-bit CLA
T h e  f o l l o w i n g  i s  c o d e  f o r  a  3 2 - b i t  2 - s t a g e  c a r r y - l o o k a h e a d - a d d e r
m o d u l e  A D D 3 2  ( x ,  y ,  s ,  G N D ) ;
i n p u t  [ 3  0 : 0 ]  x , y ;  
o u t p u t  [ 3 1 : 0 ]  S ;  
i n p u t  G N D ;
w i r e  [ 3 0 : 0 ]  x ,  y ; 
w i r e  g o u t , p o u t ;  
w i r e  [ 3 1  : 0 ]  s ; 
w i r e  G N D ;  
w i r e  [ 4 : 1 ]  c l ;
/ / F i r s t  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t l ;  
w i r e  g l , p l ;
C A R R Y 4  c 4 _ 0  ( x [ 0 ] , x [ 1 ]  , x [ 2 ]  , x [ 3 ] , y [ 0 ]  , y [ 1 ]  , y  [ 2 ]  , y [ 3 ]  , G N D , c o u t l , g l , p i )  ;
X 0 R 3  x o r 3 _ 0  ( x [ 0 ] , y [ 0 ] , G N D , s [ 0 ] ) ;
X 0 R 3  x o r 3 _ l  ( x [ 1 ] , y [ 1 ]  , c o u t l  [ 0 ] , s [ 1 ] )
X 0 R 3  x o r 3 _ 2  ( x  [ 2 ]  , y [ 2 ]  , c o u t l [ 1 ]  , s  [ 2 ] )
X 0 R 3  x o r 3 _ 3  ( x [ 3 ] , y [ 3 ]  , c o u t l  [ 2 ]  , s  [ 3 ] )
w i r e  a ;
AND a n d _ 0  ( G N D , p i , a ) ;
OR  o r _ 0  ( g l ,  a ,  c l  [ 1 ]  ) ;
/ / S e c o n d  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  . [ 3 : 0 ]  c o u t 2 ;
w i r e  g 2 , p 2 ;
CA R R Y  4  c 4 _ l  ( x  [ 4 ]  , x [ 5 ]  , x [ 6 ]  , x [ 7 ]  , y [ 4 ]  , y [ 5 ]  , y [ 6 ]  , y [ 7 ]  , c l [ l ]  , c o u t 2 , g 2 , p 2 )  ;
X 0 R 3  x o r 3 _ 4  ( x [ 4 ] , y [ 4 ]  , c o u t l [ 3 ]  , s  [ 4 ] ]
X 0 R 3  x o r 3 _ 5  ( x [ 5 ] , y [ 5 ]  , c o u t 2  [ 0 ]  , s  [ 5 ] ]
X 0 R 3  x o r 3 _ 6  ( x  [ 6 ]  , y  [ 6 ]  , c o u t 2  [ 1 ]  , s  [ 6 ] \
X 0 R 3  x o r 3 _ 7  ( x  [ 7 ]  , y [ 7 ]  , c o u t 2  [ 2 ]  , s  [ 7 ] :
w i r e  b , c ;
AND a n d _ i  ( g l , p 2 , b ) ;
A N D 3  a n d 3 _ l  ( G N D , p i , p 2 , c ) ;
O R 3  o r 3 _ a  ( g 2 , b , c , c l  [ 2 ] ) ;
/ / T h i r d  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 3 ;
w i r e  g 3 , p 3 ;
C A RR Y 4  c 4 _ 2  ( x [ 8 ] , x [ 9 ] , x [ 1 0 ] , x [ l l ] , y [ 8 ] , y [ 9 ] , y [ 1 0 ] , y [ l l ] , c l [ 2 ]  , c o u t 3  , g 3  , p 3  ) ; 
X 0 R 3  x o r 3 _ 8  ( x  [ 8 ]  , y [ 8 ]  , c o u t 2 [ 3 ]  , s  [ 8 ] )  ;
X 0 R 3  x o r 3 _ 9  ( x  [ 9 ]  , y [ 9 ]  , c o u t 3  [ 0 ]  , s  [ 9 ] )  ;
81
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
U niversity o f  W indsor
X O R3  x o r 3 _ 1 0  ( x  [ 1 0 ]  , y [ 1 0 ]  , c o u t 3  [ 1 ] , s  [ 1 0 ] )  ; 
X O R 3  x o r 3 _ l l  ( x [ 1 1 ] , y [ 1 1 ]  , c o u t 3  [ 2 ]  , s [ 1 1 ]  ) ;
w i r e  d , e , f ;  
AND a n d _ 2  
A N D 3  a n d 3 _ 2  
A N D 4 a n d 4 _ 2  
O R 4  o r 4  2
( g 2 , p 3 , d ) ;
( g l , p 2 , p 3 , e ) ; 
( G N D , p i , p 2 , p 3 , f ) 
( g 3 , d , e , f , c l  [ 3 ]
/ / F o u r t h  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 4 ;  
w i r e  g 4 , p 4 ;
C A R R Y 4 c 4 _ 3
( x [ 1 2 ] , x [ 1 3 ] , x [ 1 4 ]  , x [ 1 5 ] , y [ 1 2 ] , y [ 1 3 ] , y [ 1 4 ]  , y [ 1 5 ]  ,  c l [ 3 ] , c o u t 4 , g 4 , p 4 )  
X 0 R 3  x o r 3 _ 1 2  ( x  [ 1 2  ] , y  [ 1 2 ]  , c o u t 3  [ 3 ]  , s  [ 1 2 ]  )
X 0 R 3  x o r 3 _ 1 3  ( x [ 1 3 ] , y [ 1 3 ] , c o u t 4 [ 0 ] , s [ 1 3 ] )
X 0 R 3  x o r 3 _ 1 4  ( x [ 1 4 ] , y  [ 1 4 ]  , c o u t 4  [ 1 ]  , s  [ 1 4 ]  )
X 0 R 3  x o r 3 _ 1 5  ( x [ 1 5 ] , y  [ 1 5 ]  , c o u t 4  [ 2 ] , s  [ 1 5 ] )
w i r e  g , h , i , j ;
AND a n d _ 3  ( g 3 , p 4 , g ) ;
A N D 3 a n d 3 _ 3  ( g 2 , p 3 , p 4 , h ) ;
A N D4  a n d 4 _ 3  ( g l ,  p 2  , p 3  , p 4  , i )  ;
A N D 5  a n d 5 _ 3  ( G N D , p i , p 2 , p 3 , p 4 , j ) ;
O R 5  o r 5 _ 3  ( g 4 ,  g ,  h ,  i ,  j  , c l  [ 4 ]  ) ;
/ / S e c o n d  s e c o n d - l e v e l  4 - b i t  c a r r y  b l o c k
w i r e  [ 4 : 1 ]  c 2 ;
/ / F i f t h  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 5 ;
w i r e  g 5 , p 5 ;
C A R R Y 4  C 4 _ 5
( x  [ 1 5 ] , x [ 1 7 ] , x [ 1 8 ] , x [ 1 9 ] , y [ 1 6 ] , y [ 1 7 ] , y [ 1 8 ] , y [ 1 9 ]  , c l [ 4 ]  , c o u t 5 , g 5 , p 5 )  
X 0 R 3  x o r 3 _ 1 6  ( x  [ 1 6 ]  , y  [ 1 6 ]  , c o u t 4  [ 3 ]  , s  [ 1 6 ]  )
X 0 R 3  x o r 3 _ 1 7  ( x [ 1 7 ] , y [ 1 7 ] , c o u t 5 [ 0 ] , s [ 1 7 ] )
X 0 R 3  x o r 3 _ 1 8  ( x [ 1 8 ] , y [ 1 8 ]  , c o u t 5  [ 1 ] , s [ 1 8 ] )
X 0 R 3  x o r 3 _ 1 9  ( x [ 1 9 ] , y [ 1 9 ]  , c o u t 5  [ 2 ] , s [ 1 9 ]  )
w i r e  k ;
AND a n d _ 4  ( c l [ 4 ] , p 5 , k )  ;
O R  o r _ 4  ( g 5 ,  k ,  c 2  [ 1 ]  ) ;
/ / S i x t h  l s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 6 ;  
w i r e  g 6 , p 6 ;
C ARR Y4 C 4 _ 6
( x  [ 2 0 ]  , x [ 2 1 ]  , x [ 2 2 ]  , x [ 2 3 ]  , y [ 2 0 j  , y [ 2 1 ]  , y [ 2 2 ]  , y [ 2 3 ]  , c 2  [ 1 ]  , c o u t 6  , g 6  , p 6 ) 
X 0 R 3  x o r 3 _ 2 0  ( x [ 2 0 ] , y [ 2 0 ]  , c o u t 5  [ 3 ]  , s  [ 2 0 ]  )
X 0 R 3  x o r 3 _ 2 1  ( x [ 2 1 ] , y [ 2 1 ]  , c o u t 6  [ 0 ] , s  [ 2 1 ] )
X 0 R 3  x o r 3 _ 2 2  ( x [ 2 2 ]  , y [ 2 2 ]  , c o u t 6  [ 1 ]  , s  [ 2 2 ] )
X 0 R 3  x o r 3 _ 2 3  ( x [ 2 3 ]  , y [ 2 3 ]  , C O U t 6  [ 2 ]  , s  [ 2 3 ] )
w i r e  l , m ;  
AND a n d  5 ( g 5 , p 6 , 1 ) ;
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A N D 3  a n d 3 _ 5  ( c l  [ 4 ]  , p 5 , p 6 , m ) ;
OR3  o r 3 _ b  ( g 6 , 1 , m , c 2 [ 2 ] ) ;
/ / S e v e n t h  f i r s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 7 ;  
w i r e  g 7 , p 7 ;
C A R R Y 4 c 4 _ 7
( x  [ 2  4 ]  , x [ 2 5 ]  , x [ 2 6 ]  , x [ 2 7 ]  , y [ 2 4 ]  , y [ 2 5 ]  , y [ 2 6 ]  , y [ 2 7 ]  , c 2  [ 2 ]  , c o u t 7  , g 7 , p 7 ) ;
X 0 R 3  x o r 3 _ 2 4  ( x [ 2 4 ]  , y [ 2 4 ]  , C O u t 6  [ 3 ]  , s  [ 2 4 ]  ) ;
X 0 R 3  x o r 3 _ 2 5  ( x [ 2 5 ] , y [ 2 5 ] , c o u t 7 [ 0 ] , s [ 2 5 ] ) ;
X 0 R 3  x o r 3 _ 2 6  ( x [ 2 6 ]  , y [ 2 6 ]  , c o u t 7 [ 1 ]  , s  [ 2 6 ] )  ;
X 0 R 3  x o r 3 _ 2 7  ( x [ 2 7 ] , y [ 2 7 ]  , c o u t 7 [ 2 ]  , s [ 2 7 ]  ) ;
w i r e  n , o , p ;
AND a n d _ 6  ( g 6 , p 7 , n ) ;
AND3  a n d 3 _ 6  ( g 5 , p 6 , p 7 , o ) ;
A N D 4  a n d 4 _ 6  ( c l  [ 4 ]  , p 5 , p 6 , p 7 , p )  ; '
0 R 4  o r 4 _ 6  ( g 7 , n , o , p , c 2  [ 3 ] )  ;
/ / E i g h t h  f i r s t - l e v e l  4 - b i t  c a r r y  b l o c k  
w i r e  [ 3 : 0 ]  c o u t 8 ;
w i r e  g 8 , p 8 ;
CARRY 4  c 4 _ 8  ( x [ 2 8 ]  , x [ 2 9 ]  , x [ 3 0 ]  , G N D , y [ 2 8 ]  , y [ 2 9 ]  , y [ 3 0 ]  , G N D , c 2  [ 3 ]  , c o u t 8 , g 8  , p 8  ) ;
X 0 R 3 x o r 3 _ 2 8 ( x [ 2 4 ] , y [ 2 4 ] , c o u t 7  [ 3 ] , s  [ 2 8 ]  )
X 0 R 3 x o r 3  2  9 ( x  [ 2 5 ]  , y  [ 2 5 ] , c o u t 8  [ 0 ] , s  [ 2 9 ] )
X 0 R 3 x o r 3 _ 3 0 ( x  [ 2 6 ] , y [ 2 6 ] , c o u t 8  [ 1 ] , s  [ 3 0 ] )
X 0 R 3 x o r 3  3 1 ( x [ 2 7 ] , y [ 2 7 ] , c o u t 8  [ 2 ] , s  [ 3 1 ] )
w i r e q , r , t , u /
AND a n d _ 7 ( g 3 , p 4 , q )  ;
AND 3 a n d 3 _ 7 ( g 2 , p 3 , p 4 , r ) ;
AND 4 a n d 4 _ 7 ( g l , p 2 , p 3 , p 4 , t )  ;
AND 5 a n d  5  7 ( c l  [ 4 ]  , p l , p 2 . p 3 , p 4 , u ) ;
0 R 5 o r 5 _ 7 ( g 8 , q , r , t , u , c 2 [ 4 ] ) ;
e n d m o d u l e  / /  A D D 3 2
/ / C A R R Y 4 i s  u s e d  t o  g e n e r a t e  a l l  4  c a r r y  b i t s  a s  w e l l  a s  a  g r o u p  
/ / c a r r y - p r o p o g a t e / g e n e r a t e  r e l a t e d  t o  4  i n p u t  b i t s
m o d u l e  C A R R Y 4 ( x O , x l , x 2 , x 3 , y O , y l , y 2 , y 3 , c i n , c o u t , g o u t , p o u t ) ;
i n p u t  x O , x l , x 2 , x 3 , y O , y l , y 2 , y 3 ;
i n p u t  c i n ;
o u t p u t  [ 3 : 0 ]  c o u t ;  
o u t p u t  g o u t , p o u t ;
w i r e  x O , x l , x 2 , x 3 , y O , y l , y 2 , y 3 ;
w i r e  g o u t , p o u t ;
w i r e  c i n ;
w i r e  [ 3 : 0 ]  c o u t ;
w i r e  p 0 , p l , p 2 , p 3 , g 0 , g l , g 2 , g 3 ;
G E N _ P G  p g _ 0  ( x 0 , y 0 , c i n , p 0 , g 0 ) ;
G E N _ P G  p g _ l  ( x l , y l , c i n , p l , g l ) ;
G E N _ P G  p g _ 2  ( x 2 , y 2 , c i n , p 2 , g 2 ) ;
G E N _ P G  p g _ 3  ( x 3  , y 3 , c i n , p 3 , g 3 ) ;
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/ / g e n e r a t e  c o u t l  
w i r e  a ;
A ND a n d _ 0  ( c i n , p O , a ) ;
O R  o r _ 0  ( g O , a , c o u t  [ 0 ] )  ;
/ / g e n e r a t e  c o u t 2  
w i r e  b , c ;
A ND a n d _ l  ( g 0 , p l , b ) ;
A N D 3 a n d 3 _ l  ( c i n , p O , p i , c ) ;
O R 3  o r 3 _ l  ( g l , b , c , c o u t [ 1 ] ) ;
/ / g e n e r a t e  c o u t 3  
w i r e  d , e , f ;
AND a n d _ 2  ( g l , p 2 , d ) ;
A N D 3  a n d 3 _ 2  ( g O , p i , p 2 , e ) ;
A N D 4  a n d 4 _ 2  ( c i n , p 0 , p l , p 2 , f ) ;
O R 4  o r 4 _ 2  ( g 2 , d , e , f , c o u t [ 2 ] ) ;
/ / g e n e r a t e  c o u t 4  
w i r e  g , h , i , j ;
A ND a n d _ 3  ( g 2 , p 3 , g ) ;
A N D 3 a n d 3 _ 3  ( g l , p 2 , p 3 , h ) ;
A N D 4  a n d 4 _ 3  ( g O , p i , p 2 , p 3 , i ) ;
A N D 5  a n d 5 _ 3  ( c i n , p O , p i , p 2 , p 3 , j ) ;
O R 5  o r 5 _ 3  ( g 3 , g , h , i , j , c o u t [ 3 ] ) ;
/ / g e n e r a t e  g o u t , p o u t
O R 4  o r 4 _ 4  ( g 3 , g , h , i , g o u t ) ;
A N D 4  a n d 4 _ 5  ( p 0 , p l , p 2 , p 3 , p o u t ) ;
e n d m o d u l e  / /  C AR R Y4
/ / C a r r y  g e n e r a t e / p r o p o g a t e
m o d u l e  G E N _ P G ( a , b , p , g ) ;
i n p u t  a , b ;  
o u t p u t  g , p ;
w i r e  a , b ;  
w i r e  g , p ;
X O R  x o r _ l  ( a , b , p ) ;
AN D  a n d _ l  ( a , b , g ) ;
e n d m o d u l e  / /  m u x
m o d u l e  X 0 R ( x , y , z ) ;
i n p u t  x , y ;  
o u t p u t  z ; 
w i r e  x , y ;  
w i r e  z ;
a s s i g n  z = x Ay ;
e n d m o d u l e  / / x o r
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m o d u l e  X 0 R 3 ( w , x , y , z ) ;
i n p u t  w , x , y ;  
o u t p u t  z ; 
w i r e  w , x , y ;  
w i r e  z ;
a s s i g n  z = x Ay * w ;
e n d m o d u l e  / / x o r 3
m o d u l e  A N D ( x , y , z ) ;
i n p u t  x , y ;  
o u t p u t  z ; 
w i r e  x , y ;  
w i r e  z  ;
a s s i g n  z = x & y ;
e n d m o d u l e  / / a n d
m o d u l e  A N D 3 ( w , x , y , z ) ;
i n p u t  w , x , y ;  
o u t p u t  z ; 
w i r e  w , x , y ;  
w i r e  z  ;
a s s i g n  z = w & x & y ;
e n d m o d u l e  / /  A N D 3
m o d u l e  A N D 4 ( v , w , x , y , z ) ;
i n p u t  v , w , x , y ;  
o u t p u t  z ; 
w i r e  v , w , x , y ;  
w i r e  z ;
a s s i g n  z = v & w & x & y ;
e n d m o d u l e  / /  A N D 4
m o d u l e  A N D 5 ( u , v , w , x , y , z ) ;
i n p u t  u , v , w , x , y ;  
o u t p u t  z ; 
w i r e  u , v , w , x , y ;  
w i r e  z ;
a s s i g n  z = u & v & w & x & y ;
e n d m o d u l e  / /  A N D 5
m o d u l e  O R ( x , y , z ) ;
i n p u t  x , y ;  
o u t p u t  z ;
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w i r e  x , y ;  
w i r e  z ;
e n d m o d u l e  / / O R
m o d u l e  0 R 3 ( w , x , y , z ) ;
i n p u t  w , x , y ;  
o u t p u t  z ; 
w i r e  w , x , y ;  
w i r e  z  ;
a s s i g n  z = w | x | y ;
e n d m o d u l e  / /  0 R 3
m o d u l e  0 R 4 ( v , w , x , y , z ) ;
i n p u t  v , w , x , y ; 
o u t p u t  z ; 
w i r e  v , w , x , y ;  
w i r e  z ;
a s s i g n  z = v | w | x | y ;
e n d m o d u l e  / /  0 R 4
m o d u l e  0 R 5 ( u , v , w , x , y , z ) ;
i n p u t  u , v , w , x , y ;  
o u t p u t  z ; 
w i r e  u , v , w , x , y ;  
w i r e  z ;
a s s i g n  z = u | v | w | x | y ;  
e n d m o d u l e  / / O R
A.4 CLA Test Bench
T h e  f o l l o w i n g  c o d e  i s  f o r  a  t e s b e n c h  u s e d  t o  v e r i f y  t h e  i n t e g r i t y  o f  t h e  
3 2 - b i t  C L A  m o d u l e  A D D 3 2
m o d u l e  t e s t l o o p ;
w i r e  [ 3 1 : 0 ]  O U T ;  
r e g  [ 3 0 : 0 ]  A ;  
r e g  [ 3 0 : 0 ]  B ;
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A D D 3 2  ( A , B , O U T ) ;
/ /  d e f i n i n g  t e s t  v a r i a b l e s
r e g  [ 3 0 : 0 ]  v a r l ; 
r e g  [ 3 0 : 0 ]  v a r 2  ; 
r e g  [ 3 1 : 0 ]  r e s u l t ,  a c t u a l ;  
r e g  C K ;
/ /  i n i t i a l i z i n g  t e s t  v a r i a b l e s  
i n i t i a l
b e g i n
C K  = 0 ;  
v a r l  = 0 ;  
v a r 2  = 1 ;
e n d  / / i n i t i a l
/ /  a s s i g n i n g  t e s t  v a r i a b l e s  t o  m o d u l e  i n p u t s  
a l w a y s @ ( p o s e d g e  CK)  
b e g i n
A  = v a r l ;
B = v a r 2 ; 
e n d  / / a l w a y s
/ /  m a i n  t e s t  l o o p  i n c l u d i n g  t h e  e r r o r  d e t e c t i o n  a n d  v a r i a b l e  i n c r e m e n t a t i o n  
a l w a y s ® ( n e g e d g e  C K )  
b e g i n
a c t u a l  =  v a r l  + v a r 2 ; 
a s s i g n  r e s u l t  = O U T ;
$ d i s p l a y  ( " I n p u t  a  : % d " ,  v a r l ) ;
$ d i s p l a y  ( " I n p u t  b  : % d " ,  v a r 2 ) ;
$ d i s p l a y  ( " R e s u l t  : % d "  , O U T )
i f  ( r e s u l t  = =  a c t u a l )  $ d i s p l a y  ( " c o r r e c t  r e s u l t " ) ;  
e l s e
b e g i n
$ d i s p l a y  ( " E R R O R  I N  C A L C U L A T I O N ! " ) ;
$ f i n i s h ;  
e n d  / / e l s e  
$ d i s p l a y  ( "  " ) ;
$ d i s p l a y  ( "  " ) ;
/ /  v a r i a b l e  i n c r e m e n t a t i o n  
v a r l =  v a r l  + 5 4 8 5 7 ;  
v a r 2 =  v a r 2  + 9 5 4 6 ;
e n d  / / a l w a y s  b l o c k
/ /  C y c l e  c l o c k  
a l w a y s  # 5  C K = ! C K ;  
a l w a y s  # 2 5  $ f i n i s h ;
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Appendix B
Simulation Waveforms
B .l 4:2 Compressor Waveforms
rr  nn nn nn nr
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=n n n r III! nrinjr
Figure B .l CMOS1 Output
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Tratwent Response
/C0VT1
/ C O j r .3
6.0900BS0 9.42B57Wn 1B.H57t43n 2S.2B57t4n 37 7142BBn 47.142fl57n 99.57l429n SB£0BBB0n
__________  tllWt___________________________________________________
Figure B.2 CMOS2 Output
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/awn
/C 0U T 2
/C 0U T 3
/C0UT5
9.428571411  1 8 .8 5 7 1 4 * 1  2 B .Z B 5714n  3 7 .7 H Z 8 6 n  4 7 . l 4 2 » 7 n  5 fc 5 7 1 4 2 9 fl 6 8 J 0 M 0 0 I 1time
Figure B.3 TGATE Output
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1<8 /CQUT1 mr. 1 
-M B r . MW.







1B /CVTZm<r. fl u l m t U T T .u n 2 m80r. / J i A i m L0IJ11U
180Dr.-m* . V .■.... m n _ n m r1>B *-/conj
800tt[ J B I JU>1.8 ■SL/3 _80r. \iUl/LFl/UlOAAi
1.8 «
8001T.
-WWrr . ' .  . / ITU1ATUUti .firI' /CQUT4
800ft ..n
*'■ 1 1 
•JiWrr '---- ' ^A1UM/1JVW
n "dULUunimifundMJili8 o: /COt/15 
800rr. 1 _r_r I I 1 11,8 r f n  a
800rr. /
-W. U.V.L./uiyimnJiliU
1.8 * _ * 5
800rr. b u j r mar
mmw 9.4285714ri 18.857l43n 28.285714i> 37.714286n 47.142857n 55.571429n 66.000 
time
Figure B.4 PASS1 Output
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« oy  kfl O R S 'c X a  2 3 J H
i M  m /COUTi
1.40 [
900m |
4 0 0 m  !
j L f w n n n r
-re





P ^ U U r \ X ¥ W
II n
Efummfmrw
,^e -• /com 5 n \
2.0 r-**3
j u m r w r
Figure B.5 PASS2 Output
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Figure B.6 PASS3 Output
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,.5*tCi'5_ I'FA. $•'<> Kiit'ncl’o ; acy 
Transient Rnpotin
800™
/COUTl _____  _____
jjiO iJ iryrk J if
1 .6  ± L ,/S  
1 .3  L
3 0 0 r r i [Mi nil fir iu uu
1 .B
1 .3  .
8 0 0 r n  .
3 0 0 m  im m m m
1 .8  **  ^
1 .3
8 0 0 m  .
3 0 0 T T  .
vrziLiLiJuJJ r u r
1 .B
1 .3
8 0 0 m .  
3 3 0 m . .. nfiiif yu‘ '
1 .8  * 1  Mi-3Jn
8 0 8 m .
3 0 B r r  .
- I M r  m m m m m
1 .8
1 .3  . 
8 0 9 m .  
3 0 0 m .
U T 3 iimiiiifuuy ■
1 .6  ( H i , ' '5 3
1 .3
8 0 0 ™ .
3 0 0 m . fiinn i  i .
1 .8
, . 3
8 0 0 m  . J 
3 0 0 m . i m i m m m
1 .B  J L L  W 
1 .3  
8 0 0 ™  .
3 0 0 ™  .
U T 4 I. . I r
1 .8ZA
3 0 0 m . inn finn nnninr
1 .8
1 .3
8 0 0 m .  /  
3 0 0 m . mummm.
1 .8  «  A K J
1 .3
8 0 0 m .  |  
3 0 0 ™  .
J T 5i r l TJ
1.8
1 3  L m m n in ififr
1 .8
- 9MfJ . V  .MiMI/llflMM
Figure B.7 HYBRID1 Output
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UP*. OIK’S.2FA cvi^^n PchJTtciv : Kpy 25 2W*
■: i'vuu 11
i M m n j r u r
[ m / u i / i u j u w
zm »: /C0U12
- p j u u u o i r r
a m M n u / m







L w m r w r
Figure B.8 HYBRID2 Output
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B.2 Multiplier Waveforms
B.2.1 Input Waveforms
«: /M 1S> 
2 4  _•>: /A<14>
/A<13>
Figure B.9 Multiplicand A<15:0>
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Figure B.10 Multiplier B<15:0>
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B.2.2 Output Waveforms for CMOS1 Multiplier





n i j  • *
/PROOUCTA<Z7>





1 1  !
+s /PROOUCTArtS>
n i i n
m: /PROOl
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i i i n n
«: /PR0DUCTA<22>
















j i  n n r i i i iIPn a n  a n  49n SOn H n
m u m r n r
»: /PR00UCTA<13>
i r  i i i ik; /PRODUCTA<1Z>
1 1 1 1 i , i
/PRDCUCTAOO
J i l l i i n
• ; /PHC0UCTA<1i>
l  ̂ l ; 111
- •  /PRQDCCTA<#>
j i l .
*! /PAODUCTA<*>
1  _ _ _ ! L 1  _
»; /PWQDUCT»<7>
1 , m i
• :  /PRODU£TA«>








•!  (PROOUCTA<1> ■—  -
a: ^>TODUCTA<a»i
i—
Figure B .ll 31-Bit Partial Product A (a) PPA<30:15> (b) PPA<14:0>
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2j •; /FROOUCTBO#> .4 <f>ROOUClB<l*>
g: /9R00UCB<29>
r—l r
/PR00UCTC<28> r n r
/PRDDUC<B<27» r . i
o; /f>R(IOUClB<Z«> n r
/POOOUC*B<15> i i r
<n«OUCTB<24> I i n
/P«flOUCTB<13>. . II . . . I l l i i
«: <TO0DUCrâZ27 n i i i jk- ̂■HOOUCTBOO n r i n ri i  i
/PflODUeiB<20> n i i 11i - j ii n
«: <PBODUC1B<1Bp i I ii
a: /PRQDUCTB<17>
ij r n
/PRODUOBCIB? m n n r i n
• : /fRMOCIB<15> ..i. i i  i
II Q
»: 7PROOUCTB<:13>n i1 n  n i 1 .
>PmK)UClB‘;iZ>n nn r Ti l ni r
w /f*R0DUCIBC11> in i
• : /nt00UCTB<!l> i  n n ~ r










i  | n —
• : ^TO0UCIB<3»
«: <ffiOOUClB<2> i n — —
*: ^■KODUCTB< 1 > n .  . r
»: !<PmiOUCTB<E>
Figure B.12 31-Bit Partial Product B (a) PPB<30:15> (b) PPB<14:0>
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2 j  r ;  /5UM <31> 1
«; /SUM'!I t s j 1 1I. 1.
a; /5MK nini nr 1
■: ysuw<n > 1 i
•: /5UM<77>n juni i ,11
>: / sum*S6> 111 ni i in
at /SU*Kzs> i nn i r
a! /SUM*24> 1min i nrTTT
/SUM< 1 i i in nr ~
• ! /SU*K 27> 11i ■ i i II
<5UM<31>n n i ii i
a: /SUM**» > 1 i.i 1. ii 111
/SUM* a>
l l l l l
— K— 1 ni
■ : /SUtK1»>n. ir
*; /SUM<17>
J .1 II .ii.
I I m u
i :  fSMK1S>
......X l . ' I I m m
as /SUM<14>
1 ......... ' ..................... X E X L
o r  /SUM< 
1
u >
n n  i i i  m  i
Oi /SUM* 12>
x x _ j j x x x „
vs /SUM* i i>
i  . :
a :
... 1. . . . . . . . . . . . . . . . .1. . . . . . . . . . . . . .... . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . X _ _ _ _ _ _ _ _ _ _ _ _ _ _ X
a r  /SUM* 
1 m u m _  j x  :
I :  /BUM*B>
/SUM *7>
i ■ i
« ; |S U H « >
1 . . . . . . . . . . . . . . . . . . . . . . . . ' . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 . n i r
a :  /5U U< a>
^  I I I _ X L
a ;  /SUMc *>
a t  /S U IK J>
I I I X
< SU M <»
— r~
•i /SUM< *
a r  AUM< s>
r — |
Figure B.13 CMOS1 Multiplier Product (a) Product <31:17> (b) Product <16:0>
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B.2.3 Output Waveforms for PASS2 Multiplier
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Figure B.14 31-Bit Partial Product A (a) PPA<30:15> (b) PPA<14:0>
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T ransient R esponse
o: /PRODUCTB<30>
20 o: /PR0DUCTB<2S>i i. n. n.i .r n.
20 rr: /PR0DUCTB<28>
2 0 a: /PROOUCTB<27>
— — 1. n... n
j g  =• /PR0DUCTB<26>i r\ n ..r
2,0 o: /PR0DUCTB<25>




0,0 f" ~ \  . .t. . . . J1. - -f ~ \  .A . Jl.    . A . . [
n.n.n.n2 0 ■>: /PR00UCTB<21> ,n__
2,0 •. /PRODUCTB<20>
£ H 1 .  i
2 j  q:  /PR00UCTB<19>
, 1.1A.rm.n. A..A„
2B *: /PROOUCTB<18>
10 [ l ■ Jl I ill .. A .. . . . id 1 . lit. - / . . A . i .  l A . clr
2,0 /PR0DUCTB<17>
0,0 [ ; . i . . . . . . . .  f ~ \ . il. i f  \ . .a. . f ~ \ . ^ !
2,0 r°- /PR0DUCTB<16>
» n ..........
i :  / r n u
a fl  1
40rt
tim e















2 0 a: /PR0DUCTS<7> 
1.0
2 0 =: /PR0DUCTB<6>
1.0 n




2 0 *: /PROOUCTB<2>








Figure B.15 31-Bit Partial Product B (a) PPB<30:15> (b) PPB<14:0>
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fjK Jfit-li te n lt-v -.!  : .1’"  »V & : 15;55 2M 5
T ransien t R esponse2 0 v: /SUM<31>
2.0  a :  /SUM <3 0 >
2  0 /SUM C29 >
B c: /SUM<28>n
2 0  XSUMt2 6 >
0.0
2  0 /SUM <2 5 >
2 0  »: /SUM <24 >
20 ,• /SUM<23>
o: /aui"v<:ẑn i.











2  0 /SUM <19>
0 ..0
0 ..0
2 0  +. /SUM <1?>
0 ..0
m  VPLU5 
2 .0  • : /vdd!
0 . 40ntime
WvSLIfilvt iw h rt- jth  : Jrjn 1'* M:15:SS
T ran s ie n t R e sp o n se
n
2  0  v  /S U M <15>
0 .0  [ ., I.... n n n
2  0  /SU M <14>
m n n2 0 o: /5UM<13>
L r i . m r n
e g  t :  / 5 UM<10>
in  i. n..i nr
2.0 o: /SUM<8> n
m n»: /SUM<6> 1 j i . n rv /SUM<5> 1 1m u . u m.i.n../SUM<4>1 " h r □ t f— 
‘
j. i .• :/SUM<3> 1 no: /SUM<2> 1 ,.n..n... n.n....*: /SUM<1>
2 j  » : /SUM <0 > n a
40 n
time
Figure B.16 PASS2 Multiplier Product (a) Product <31:17> (b) Product <16:0>
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Hardware Test Code
C.l IMS Screens Test Code
Set All #TXT









Socket "DIP Auto", 80, "DIP Auto"
Config 0,"ATS Control"," 128K","Blazer System Controller" 
Config 5,"ATS Data 200","128K","16 Bidirectional Channels" 
Config 6,"ATS Data 200","128K","16 Bidirectional Channels" 
Config 7,"ATS Data 200","128K","16 Bidirectional Channels" 
Config 8,"ATS Timing","","System Timing, 1 Power Supply" 
Config 16,"Slave Control"," 128K","Blazer Slave Controller" 
Config 24,"ATS Timing",""/'System Timing, 1 Power Supply" 
Config 31,"ATS PMU","","Analytical DC PMU"
Testconditions #TXT 
Start All
Programmable Loads Enabled 
Last Vector Disable 
Branch Vector Maintain 
PMU Off 
Pins Tested All.
Vector PMU Maintain 
Stop PMU Disabled 
Autoranging Enabled
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Reproduced with permission o f the copyright owner. Further reproduction prohibited w ithout permission.
University o f  W indsor




79, OSO, 7AO 
63, ADV, 5A0
68, INB, 6A5




Format INPUT=NRZ,Timing, 11,Reset 
Drive INPUT=0mV,3.00V,9
Calibrate Offset TDR INPUT #TXT
78, 3.460ns, 0ns, 0ns
79, 3.460ns, 0ns, 0ns 
63, 3.460ns, 0ns, 0ns
68, 3.460ns, 0ns, 0ns
69, 3.460ns, 0ns, 0ns 
Calibrate End
Resource CLK=Force #TXT 




Format CLK=RZ, 10.00ns,20.00ns,Timing, 1,Reset 
Drive CLK=0mV,3.00V,9
Calibrate Offset TDR CLK #TXT 
72, 3.460ns, 0ns, 0ns 
Calibrate End
Resource OUTPUT=Compare #TXT
2, 07 , 7B6
3, 06 , 7B4
8, 0 5 , 7B1
9, 04 , 6B7
11, 03, 6B4
12, 02, 6B5 
18, O l, 7B7 
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Format OUTPUT=Edge,50.00ns,Timing,0,Reset 




Calibrate Offset TDR OUTPUT #TXT
2, 3.460ns, 0ns, 0ns
3, 3.460ns, 0ns, 0ns
8, 3.460ns, Ons, 0ns
9, 3.460ns, Ons, Ons
11, 3.460ns, Ons, Ons
12, 3.460ns, Ons, Ons
18, 3.460ns, Ons, Ons 
62, 3.460ns, Ons, Ons
Calibrate End
Resource GND=Power,GND #TXT 
1, CVSS1, 7B7
10, CVSS2, 6B6
19, RVSS1, 5B4 




Resource RVDD=Power,VA #TXT 
13, RVDD1, 6B3 






Waveform Display #TXT 
Force,INPUT,INA 
Force, INPUT, OSO 
Force,INPUT,OS 1 
Force,CLK,CLK1 
Expect,OUTPUT,0 7  
Acquire,OUTPUT,0 7  
Expect,OUTPUT,0 6
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Acquire,OUTPUT,0 6  
Expect,OUTPUT,0 5  
Acquire,OUTPUT,05  
Expect,OUTPUT,0 4  







Expect,OUTPUT,0 0  









Acp SetupJHold Binary #TXT 
Acp Prop_Delay Binary #TXT 
Acp End
Fail Acp Setup =0,Hold = 0,Prop = 0,Analysis = 0
PAR End 




DCP INPUT, None 
DCC INPUT, None 
DCResistance INPUT, Om
DCP CLK, None 
DCC CLK, None 
DCResistance CLK, Om
DCP OUTPUT, None 
DCC OUTPUT, None 
DCResistance OUTPUT, Om
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MASK DCPNONE 
Mem 0 #TXT 
10000 1 00000000 
1 0 0 0 0  1 0 0 0 0 0 0 0 0  
1 0 0 0 0  1 0 0 0 0 0 0 0 0  
1 0 0 0 0  1 0 0 0 0 0 0 0 0  
1 0 0 0 0  1 0 0 0 0 0 0 0 0  
10000 1 00000000 
1 0 0 0 0  1 0 0 0 0 0 0 0 0  
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
10000 1 00000000 
1 0 1 0 0  1 0 0 0 0 0 0 0 0
Several thousand more inputs follow...
10010 1 10101001: Goto 1
Mem End 
Set End
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C.2 Test Results
The following are the least significant 8-bit test results obtained for the first 34 input 
vectors:
Set SEQ #TXT




Seq 0,A 00000 1 00000000 00001000"," e"
Seq 1,A 00000 1 00000000 00001000"," e"
Seq 2,A 00000 1 00000000 00001000"," e"
Seq 3,A 00000 1 00000000 00001000"," e"
Seq 4,A 00000 1 00000000 00001000"," e"
Seq 5,A 00000 1 00000000 00001000"," e"
Seq 6,A 00000 1 00000000 00001000"," e"
Seq 7,A 000001 00000000 00001000"," e"
Seq 8,A 00000 1 00000000 00001000"," e"
Seq 9,A 00000 1 00000000 00001000"," e"
Seq 10, A 00000 1 00000000 00001000"," e"
Seq 11, A 00000 1 00000000 00001000"," e"
Seq 12,A 00000 1 00000000 00001000"," e"
Seq 13, A 00000 1 00000000 00001000"," e"
Seq 14,A 00000 1 00000000 00001000"," e"
Seq 15, A 00100 1 00000000 00001000"," e"
Seq 16, A 00011 1 00000000 00001000"," e"
Seq 17, A 00010 1 00000000 00001000"," e"
Seq 18, A 00000 1 00000000 00001000"," e"
Seq 19,A 00001 1 00000000 00001000"," e"
Seq 20, A 00010 1 00000000 00001000"," e"
Seq 21, A 00010 1 00000000 00001000"," e"
Seq 22,A 00001 1 00000000 00001000"," e"
Seq 23,A 00011 1 00000000 00001000"," e"
Seq 24,A 00000 1 00000000 00001000"," e"
Seq 25,A 00000 1 00000000 00001000"," e"
Seq 26, A 00000 1 00000000 00001000"," e"
Seq 27,A 00000 1 00000000 00001000"," e"
Seq 28,A 00000 1 00000000 00001000"," e"
Seq 29,A 00000 1 00000000 00001000"," e"
Seq 30, A 00000 1 00000000 00001000"," e"
Seq 31, A 00100 1 10001011 00101000"," e"
Seq 32, A 00000 1 10001011 00101000"," e"
Seq 33,A 00011 1 10001011 00101000"," e"
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Appendix D
Hardware Test Results
E xpected  output vectors
00000000 oooooooo oooooooo oooooooo
00000000 oooooooo 10001100 10001011
00000000 00000010 00110010 00101100
00000000 00000100 11110000 11100011
00000000 00001000 11001000 10110000
00000000 00001101 10111001 10010011
00000000 00010011 11000011 10001100
00000000 00011010 11100110 10011011
oooooooo 00100011 00100010 11000000
00000000 00101100 01110111 11111011
oooooooo 00110110 11100110 01001100
oooooooo 01000010 01101101 10110011
oooooooo 01001111 00001110 00110000
oooooooo 01011100 11000111 11000011
oooooooo 01101011 10011010 01101100
oooooooo 01111011 10000110 00101011
oooooooo 10001100 10001011 oooooooo
oooooooo 10011110 10101000 11101011
oooooooo 10110001 11011111 11101100
oooooooo 11000110 00110000 oooooon
oooooooo 11011011 10011001 00110000
oooooooo 11110010 00011011 01110011
00000001 00001001 10110110 11001100
00000001 00100010 01101011 00111011
00000001 00111100 00111000 11000000
00000001 01010111 00011111 01011011
00000001 01110011 00011111 00001100
00000001 10010000 00110111 11010011'
00000001 10101110 01101001 10110000
00000001 11001101 10110100 10100011
00000001 11101110 00011000 10101100
00000010 00001111 10010101 11001011
00000010 00110010 00101100 oooooooo
00000010 01010101 11011011 01001011
00000010 01111010 10100011 10101100
00000010 10100000 10000101 00100011
00000010 11000111 01111111 10110000
00000010 11101111 10010011 01010011
00000011 00011000 11000000 00001100
00000011 01000011 00000101 11011011
00000011 01101110 01100100 11000000
00000011 10011010 11011100 10111011
00000011 11001000 01101101 11001100
00000011 11110111 00010111 11110011
00000100 00100110 11011011 00110000
00000100 01010111 10110111 10000011
00000100 10001001 10101100 11101100
00000100 10111100 10111011 01101011
00000100 11110000 11100011 oooooooo
00000101 00100110 00100011 10101011
CHIP 1 
A ctua l ou tpu t vectors
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00101000 01000000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00101000 00101000
00000001 00000001 00101000 01Z11010
oooooooo oooooooo 00001000 00011000
00000001 00000001 00001000 00001000
00000001 00000001 00101000 oooooooo
oooooooo oooooooo 00001000 01010010
oooooooo oooooooo 00001000 00001000
00001011 00001011 00101000 00101000
00001011 00001011 00101000 01000010
00001011 00001011 00101000 00101000
oooooooo oooooooo 00 0 01000 00001000
00000001 00000001 00001000 00001000
00001011 00001011 00101000 00101000
00001011 00001011 00 0 01000 00001000
00001010 00001010 0 0 0 01000 00001000
00000011 00000011 00101000 00101000
00000011 00000011 00101000 00101010
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 0 0 0 01000 00001000
oooooooo oooooooo 00101000 00101000
00001010 00001010 0 0 0 01000 00001000
00001011 00001011 0 0 0 01000 01011010
00000001 0 0 0 00001 00101000 00101000
00001000 00001011 00101000 01100000
00000001 0 0 0 00001 00101000 01101000
00000001 00000001 00001000 00001000
00000010 00000010 0 0 0 01000 00001000
00000011 00000011 00101000 00101000
00000011 oooooooo 00 0 01000 01010000
00000010 00000010 0 0 0 01000 01000010
00001001 00001001 00101000 00001010
00001010 00001010 00101000 00101000
00000001 00000001 00101000 00101000
oooooooo oooooooo 0 0 0 01000 00001000
00001000 00001000 0 0 0 01000 00001010
00001000 00 0 01000 00101000 00101000
00001001 00001001 00 0 0 1 0 0 0 01001000
00001001 00001001 0 0 0 01000 00001000
00001001 00001001 00101000 01000000
oooooooo oooooooo 00101000 00101010
oooooooo oooooooo 00101000 01000010
oooooooo oooooooo 0 0 0 0 1 0 0 0 OzOOOOOO*
00000 0 0 1 0 0 0 00001 0 0 0 0 1 0 0 0 00001000
CHIP 2
A c tua l ou tpu t vectors
OOOOOOOO oooooooo 00001000 00001000
OOOOOOOO oooooooo 00101000 00101000
OOOOOOOO oooooooo 00001000 00001000
OOOOOOOO oooooooo 00101000 00101000
OOOOOOOO oooooooo 00001000 00001000
OOOOOOOO oooooooo 00001000 00001000
OOOOOOOO oooooooo 00001000 00001000
00000001 00000001 00001000 00001000
oooooooo oooooooo 00001000 00001000
00000001 00000001 00101000 00101000
00000001 00000001 00101000 00101000
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00001000 00001000
00001011 00001011 00101000 00101000
00001011 00001011 00101000 00101000
00001011 00001011 00001000 00001000
oooooooo oooooooo 00101000 00101000
00000001 00000001 00001000 00001000
00001011 00001011 00101000 00101000
00001011 00001011 00001000 00001000
00001010 00001010 00101000 00101000
00000011 00000011 00101000 00101000
oooooooo 0000001z 00101000 00101000
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00001000 00001000
00001011 00001010 00001000 00001000
00001011 00001011 00101000 00101000
00000001 00000001 00001000 00001000
00001000 00001000 00001000 00001000
00000001 00000001 00101000 00101000
00000001 00000001 00001000 00001000
00000010 00000010 00101000 00101000
00000011 00000011 00001000 00001000
00000011 00000011 00101000 00101000
00000010 00000010 00001000 00001000
00001001 00001001 00001000 00001000
00001001 00001010 00001000 00001000
00000001 00000001 00001000 00001000
oooooooo oooooooo 00001000 00001000
00001000 00001000 00101000 00101000
00001001 00001000 00101000 00101000
00001001 00001001 00101000 00101000
00001001 00001001 00001000 00001000
00001001 00001001 00101000 00101000
oooooooo oooooooo 00101000 00101000
oooooooo oooooooo 00001000 00001000
oooooooo oooooooo 00101000 00101000
00000001 00000001 00001000 00001000
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00100011 00100010 11000000 oooooooo 00000010 00000010 00001000 00001000 00000010 00000011 00001000 00001000
00100011 10101111 11010111 10001011 00001000 00001000 00001000 00001000 OOOSIOOO 00001000 00101000 00101000
00100100 00111110 00001000 00101100 00000010 00000010 00101000 00101000 00000010 00000010 00001000" 00001000
00100100 11001101 01010001 11100011 00001010 00001010 00001000 00001000 00001010 00001010 00101000 00101000
00100101 01011101 10110100 10110000 00001000 00001000 00001000 00001000 00001000 00001000 00001000 00001000
00100101 11101111 00110000 10010011 00001001 00001001 00101000 01010010 00001010 00001010 00001000 00001000
00100110 10000001 11000101 10001100 00001010 00001010 00101000 00101000 00001010 00001010 00001000 00001000
00100111 00010101 01110011 10011011 00001011 00001011 00101000 00101010 00001011 00001010 00001000 00001000
00100111 10101010 00111010 11000000 00001000 00001000 00001000 00001000 00001000 00001000 00001000 00001000
00101000 01000000 00011010 11111011 00001001 00001001 00001000 01000010 00001001 00001001 00101000 00101000
00101000 11010111 00010100 01001100 oooooooo oooooooo 00101000 01110000 00000001 oooooooo 00101000 00101000
00101001 01101111 00100110 10110011 00000001 00000001 00001000 01010010 00000001 00000001 00101000 00101000
00101010 00001000 01010010 00110000 00001011 00001011 00001000 00001000 00001011 00001011 00001000 00001000
00101010 10100010 10010110 11000011 oooooooo oooooooo 00101000 00101010 oooooooo oooooooo 00101000 00101000
00101011 00111101 11110100 01101100 oooooooo oooooooo 00101000 00111010 oooooooo oooooooo 00101000 00101000
00101011 11011010 01101011 00101011 00101011 00101011 00101000 00101000 00101011 00101011 00001000 00001000
00101100 01110111 11111011 oooooooo 00101010 00101010 00001000 01001000 00101010 00101010 00101000 00101000
00101101 00010110 10100011 11101011 00101000 00101000 00001000 00001000 00101000 00101000 00001000 00001000
00101101 10110110 01100101 11101100 00100011 00100011 00101000 00101000 00100011 00100011 00101000 00101000
00101110 01010111 01000001 00000011 00100000 00100000 00001000 01001000 00100000 00100000 00001000 00001000
00101110 11111001 00110101 00110000 00100011 00100011 00001000 00001000 00100011 00100011 00101000 00101000
00101111 10011100 01000010 01110011 00100011 00100011 00101000 01010000 00100011 00100011 00101000 00101000
00110000 01000000 01101000 11001100 00101001 00101001 00101000 00101000 00101001 00101001 00101000 00101000
00110000 11100101 10101000 00111011 00101001 00101001 00101000 00101000 00101001 00101001 00101000 00101000
00110001 10001100 oooooooo 11000000 00101010 00101010 00001000 00001000 00000010 00101010 00101000 00101000
00110010 00110011 01110010 01011011 00101011 00101011 00001000 00001000 00101011 00101011 00001000 00001000
00110010 11011011 11111101 00001100 00101001 00101001 00101000 00101000 00101010 00101001 00001000 00001000
00110011 10000101 10100000 11010011 00000011 00000011 00001000 01011000 00000011 00000011 00001000 00001000
00110100 00110000 01011101 10110000 00001000 00001000 00001000 00001000 00001000 00001000 00101000 00101000
00110100 11011100 00110011 10100011 00001001 00001001 00101000 01010010 00001001 00001001 00001000 00001000
00110101 10001001 00100010 10101100 00100001 00100001 00101000 01011000 00100001 00100001 00001000 00001000
00110110 00110111 00101010 11001011 00101001 00101001 00101000 00101000 00000011 00101001 00101000 00101000
00110110 11100110 01001100 oooooooo 00101001 00101001 00001000 00001000 00101001 00101001 00001000 00001000
00110111 10010110 10000110 01001011 00000011 00000011 00001000 00001000 00000011 00000011 00101000 00101000
00111000 01000111 11011001 10101100 00001010 00001010 00101000 00100000 00001011 00001010 00001000 00001000
00111000 11111010 01000110 00100011 00001001 00001001 00001000 00001000 00001001 00001001 00101000 00101000
00111001 10101101 11001011 10110000 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
00111010 01100010 01101010 01010011 00000001 00000001 00101000 00111010 00000001 00000001 00001000 00001000
00111011 00011000 00100010 00001100 oooooooo oooooooo 00101000 00101010 oooooooo oooooooo 00001000 00001000
00111011 11001110 11110010 11011011 oooooooo oooooooo 00101000 00101000 oooooooo oooooooo 00001000 00001000
00111100 10000110 11011100 11000000 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
00111101 00111111 11011111 10111011 00000001 00000001 00001000 00001000 00000001 00000001 00101000 00101000
00111101 11111001 11111011 11001100 00000011 00000011 00101000 00101000 00001000 00000011 00101000 00101000
00111110 10110101 00110000 11110011 oooooooo oooooooo 00001000 00001000 oooooooo oooooooo 00101000 00101000
00111111 01110001 01111111 00110000 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
01000000 00101110 11100110 10000011 oooooooo oooooooo 00101000 00101000 00001001 oooooooo 00101000 00101000
01000000 11101101 01100110 11101100 00000001 00000001 00101000 00101000 00000001 00000001 00101000 00101000
01000001 10101101 oooooooo 01101011 oooooooo oooooooo 00101000 00101000 oooooooo oooooooo 00001000 00001000
01000010 01101101 10110011 oooooooo 00000011 00000011 00001000 00001000 00000011 00000011 00101000 00101000
01000011 00101111 01111110 10101011 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
01000011 11110010 01100011 01101100 oooooooo oooooooo 00101000 00101000 oooooooo oooooooo 00101000 00101000
01000100 10110110 01100001 01000011 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
01000101 01111011 01111000 00110000 oooooooo oooooooo 00001000 00001000 oooooooo oooooooo 00101000 00101000
01000110 01000001 10101000 00110011 00000011 00000011 00101000 00001010 oooooooo 00000011 00101000 00101000
01000111 00001000 11110001 01001100 00000001 00000001 00101000 00101000 00000001 00000001 00101000 00101000
01000111 11010001 01010011 01111011 00001001 00001001 00101000 00101000 00001001 00001001 00101000 00101000
01001000 10011010 11001110 11000000 oooooooo oooooooo 00001000 OZOOOOOO oooooooo oooooooo 00101000 00101000
01001001 01100101 01100011 00011011 oooooooo oooooooo 00001000 00001000 oooooooo oooooooo 00001000 00001000
01001010 00110001 00010000 10001100 oooooooo oooooooo 00101000 00101000 oooooooo oooooooo 00001000 00001000
01001010 11111101 11010111 00010011 oooooooo oooooooo 00001000 00001000 oooooooo oooooooo 00001000 00001000
01001011 11001011 10110110 10110000 oooooooo oooooooo 00001000 00001000 oooooooo oooooooo 00101000 00101000
01001100 10011010 10101111 01100011 00000001 00000001 00101000 00101000 00000001 00000001 00001000 00001000
01001101 01101010 11000001 00101100 00000010 00000010 00101000 00101000 00000010 00000010 00001000 00001000
01001110 00111011 11101100 00001011 00000010 00000010 00101000 Oz 100010 00000010 00000010 00101000 00101000
01001111 00001110 00110000 oooooooo 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
01001111 11100001 10001101 00001011 00000011 00000011 00001000 00001000 00000011 00000011 00101000 00101000
01010000 10110110 00000011 00101100 00000001 00000001 00101000 00101000 00000001 00000001 00001000 00001000
01010001 10001011 10010010 01100011 00000010 00000010 00001000 0101z000 00000010 00000010 00101000 00101000
01010010 01100010 00111010 10110000 00000010 00000010 00001000 00001000 00000010 00000010 00001000 00001000
01010011 00111001 11111100 00010011 00001001 00001001 00101000 0100Z010 00001001 00001001 00001000 00001000
01010100 00010010 11010110 10001100 00001010 00001010 00101000 00101000 00001010 00001010 00001000 00001000
01010100 11101100 11001010 00011011 00000010 00000010 00101000 01011010 00000010 00000010 00001000 00001000
01010101 11000111 11010110 11000000 00000001 00000001 00001000 00001000 oooooooo oooooooo 00001000 00001000
01010110 1010001! 11111100 01111011 00001001 00001001 00001000 00001000 0000 toot 00001001 00101000 00101000
01010111 10000001 00111011 01001100 00001011 00001011 00101000 01101010 00001011 00001011 00101000 00101000
01011000 01011111 10010011 00110011 00000001 00000001 00001000 00001000 00000001 00000001 00101000 00101000
01011001 00111111 00000100 00110000 00000001 00000001 00001000 00001000 00000001 00000001 00001000 00001000
01011010 00011111 10001110 01000011 00000010 00000001 00101000 00101000 00000001 00000001 00101000 00101000
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01011011 00000001 00110001 01101100 00001000 00001000 00101000 00101000 00001000 00001000 00101000 00101000
01011011 11100011 11101101 10101011 00001000 00001000 00101000 00101000 00001000 00001000 00001000 00001000
01011100 11000111 11000011 oooooooo 00001000 00001000 00001000 00001000 00001000 00001000 00101000 00101000
01011101 10101100 10110001 01101011 00001001 00001001 00001000 00001000 00001001 00001001 00001000 00001000
01011110 10010010 10111000 11101100 00001001 00001001 00101000 01010000 00001001 00001001 00101000 00101000
01011111 01111001 11011001 10000011 00001000 00001000 00001000 00001000 00001000 00001000 00001000 00001000
01100000 01100010 00010011 00110000 00001000 00001000 00001000 01001010 00001000 00001000 00101000 00101000
01100001 01001011 01100101 11110011 00001010 00001010 00101000 00101010 00001010 00001010 00101000 00101000
01100010 00110101 11010001 11001100 00001000 00001000 00101000 00101000 00001000 00001000 00101000 00101000
01100011 00100001 01010110 10111011 00001001 00001001 00101000 00101000 00001001 00001001 00101000 00101000
01100100 00001101 11110100 11000000 00001001 00001001 00001000 00001000 00001001 00001001 00101000 00101000
01100100 11111011 10101011 11011011 00001000 00001000 00001000 00001000 00001001 00001001 00001000 00001000
01100101 11101010 01111100 00001100 00001001 00001001 00101000 01000010 00001010 00001001 00001000 00001000
01100110 11011010 01100101 01010011 00001010 00001010 00001000 00001010 00001010 00001010 00001000 00001000
01100111 11001011 01100111 10110000 00001001 00001001 00001000 00001000 00001000 00001001 00101000 00101000
01101000 10111101 10000011 00100011 oooooooo oooooooo 00101000 00101000 oooooooo oooooooo 00001000 00001000
01101001 10110000 10110111 10101100 00001001 00001001 00101000 01010010 00001001 00001001 00001000 00001000
01101010 10100101 00000101 01001011 00001001 00001001 00101000 00101000 00001001 00001001 00101000 00101000
01101011 10011010 01101100 oooooooo 00001010 00001010 00001000 00001000 00001010 00001010 00001000 00001000
01101100 10010000 11101011 11001011 00001010 00001010 00001000 00001000 00001001 00001010 00101000 00101000
01101101 10001000 10000100 10101100 00001010 00001010 00101000 00010010 00001010 00001010 00001000 00001000
01101110 10000001 00110110 10100011 00001011 00001010 00001000 00001000 00001010 00001011 00101000 00101000
01101111 01111011 00000001 10110000 00001011 00001011 00001000 01011000 00001011 00001011 00001000 00001000
01110000 01110101 11100101 11010011 00001000 00001000 00101000 00101010 00001000 00001000 00001000 00001000
01110001 01110001 11100011 00001100 00001000 00001000 00101000 00101000 00001000 oooo iooo 00001000 00001000
01110010 01101110 11111001 01011011 00001000 00001000 00101000 00101000 00001000 00001000 00001000 00001000
01110011 01101101 00101000 11000000 00001001 00001001 00001000 00001000 00001001 00001001 00001000 00001000
01110100 01101100 01110001 00111011 00001010 00001010 00001000 00001000 00001010 00001010 00101000 00101000
01110101 01101100 11010010 11001100 00001010 00001010 00101000 00101000 00001010 00001010 00101000 00101000
01110110 01101110 01001101 01110011 00001001 00001001 00001000 00001000 00001001 00001001 00101000 00101000
01110111 01110000 11100001 00110000 00001001 00001001 00001000 OOOOIOzO 00001001 00001001 00001000 00001000
01111000 01110100 10001110 00000011 00100000 00100000 00101000 00101000 00100000 00100000 00101000 00101000
01111001 01111001 01010011 11101100 00100001 00100001 00101000 001Z0010 00100001 00100001 00101000 00101000
01111010 01111111 00110010 11101011 00101001 00101001 00101000 00101000 00101001 00101001 00001000 00001000
01111011 10000110 00101011 oooooooo 00001000 00001000 00001000 00001000 00001011 00001011 00101000 00101000
01111100 10001110 00111100 00101011 00100000 00100000 00001000 00001000 00100000 00100000 00001000 00001000
01111101 10010111 01100110 01101100 00101011 00101011 00101000 00101010 00101011 00101011 00101000 00101000
01111110 10100001 10101001 11000011 00100000 00100000 00001000 00001000 00100000 00100000 00001000 00001000
01111111 10101101 oooootto 00110000 00100010 00100010 00001000 00001000 00100011 00100011 00101000 00101000
10000000 10111001 01111011 10110011 00101001 00101001 00101000 00101000 00101001 00101001 00101000 00101000
10000001 11000111 00001010 01001100 00101000 00101000 00101000 00101000 00101000 00101000 00101000 00101000
10000010 11010101 10110001 11111011 00101000 00101000 00101000 00101000 00101000 00101000 00101000 00101000
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